

- 1.SIM_TRAY_DETECT_FILTER
- 2.SIMCRD_RST_CONN_FILTER
- 3.PP3V0_S2R_NAVALO_FILTER
- 4&5&6.PPVBUS_E75_USB_CONN
- 7.PMU_GPIO_MB_HALL1_IRQ
- 8.SIMCRD_IO_CONN_FILTER
- 9.PP_LDO6_RUIM_1V8_FILTER
- 10.PMU_GPIO_MB_HALL2_IRQ_FILTER
- 11&12&13&14&60.GND
- 15.MAX983X4_L1_GAIN
- 16.PMU_GPIO_MB_HALL2_IRQ
- 17.SPKRAMP_L1_OUT_P
- 18.LEFT_CH_OUT_N
- 19.LEFT_CH_OUT_P
- 20.SPKRAMP_L1_OUT_N
- 21.MAX983X4_L2_GAIN
- 22.AUD_SPKRAMP_MUTE_L
- 23.RIGHT_CH_OUT_N
- 24.RIGHT_CH_OUT_P
- 25.PPOUT_E75_ACC_ID1_CONN
- 26.SPKRAMP_L2_OUT_N
- 27.SPKRAMP_L2_OUT_P
- 28.PPOUT_E75_ACC_ID2_CONN
- 29.E75_DPAIR2_CONN_N
- 30.E75_DPAIR2_CONN_P
- 31.SPKRAMP_R2_OUT_P
- 32.MAX983X4_R1_GAIN
- 33.SPKRAMP_R1_OUT_P
- 34.SPKRAMP_R1_OUT_N
- 35.MAX983X4_R2_GAIN
- 36.SPKRAMP_R2_OUT_N
- 37.E75_ACC_DET_CONN_L
- 38.E75_DPAIR1_CONN_N
- 39.E75_DPAIR1_CONN_P
- 40.LED_IO_1_B
- 41.LED_IO_2_B
- 42.LED_IO_4_B
- 43.LED_IO_3_B
- 44.LED_IO_6_A
- 45.LED_IO_5_B
- 46.LED_IO_6_B
- 47.LED_IO_5_A
- 48.LED_IO_4_A
- 49.LED_IO_3_A
- 50.PPVCC_MAIN_LCD_SW_CONN
- 51.PVCC_MAIN_LCD_SW
- 52.CLK_32K_SOC2CUMULUS
- 53.LED_IO_2_A
- 54.LED_IO_1_A
- 55.EDP_HPD_EMI_CONN
- 56.PPLED_BACK_REG_A
- 57.PPLED_BACK_REG_B
- 58.PPLED_OUT_A

- 1.FMIO_CLE
2. BOARD_TEMP5_P
- 3.GPIO_BTN_HOME_L
- 4.PPVREF_FMI_NAND
- 5.PP1V8_EXT_SW
- 6.FMIO_RE_L
- 7.FMIO_CE0_L
- 8.FMIO_WE_L
9. FMIO_ALE
- 10.FMIO_AD<7>
- 11.FMIO_DQS
- 12.FMIO_AD<6>
- 13.FMIO_AD<5>
- 14.FMIO_AD<4>
- 15.FMIO_AD<0>
- 16.FMI1_AD<0>
- 17.FMIO_AD<1>
- 18.FMIO_AD<2>
- 19.FMIO_AD<3>
- 20.PP1V2_S2R
- 21.PP1V2_SW1
- 22.PP3V3_SW
- 23.I2C2_SDA_1V8
- 24.VCC_MAIN_PP3V3SW_RAMP
- 25.PP1V8_SW1
- 26.I2C2_SCL_1V8
- 27.JTAG_SOC_TDI
- 28.JTAG_SOC_SEL
- 29.UART6_TS_ACC_TXD

- 59.PP1V8_SW2
61.PP3V3_ACC
62.PMU_USB_BRICKID
63.RESET_SOC_L
64.UART0_SOC_RXD
65.USB_SOC_P
66.USB_SOC_N
67.JTAG_SOC_TCK
68.USB_BB_P
69.TS_E75_ACC_DET_L
70.JTAG_SOC_TMS
71.USB_SOC_N
72.PMU_E75_ACC_DET_L


- 1.WDOG_SOC
- 2.SOC_TST_CLKOUT
- 3.PP1V2_SW1
- 4.JTAG_SOC_TRST_L
- 5.TP_JTAG_SOC_TDO
- 6.PPVREF_FMI_SOC
- 7&10&11&13&14.GND
- 8.HSIC1_WLAN2SOC_REMOTE_WAKE
- 9.UART6_TS_AAC_RXD
- 12.SOC_TESTMODE
- 15.UART1_SOC2BT_TX
- 16.TP_GPIO_DFU_STATUS
- 17.SPI2_GRAPE_MISO
- 18.SPI3_CODECS_CS_L
- 19.GPIO_SOC2PMU_KEEPCAP
- 20.UART0_SOC_TXD
- 21.WDOG_SOC2PMU_RESET_IN
- 22.SOC_TST_CPUSWITCH_OUT
- 23.PMU_GPIO_BT_HOST_WAKE
- 24.SOCOT0_L
- 25.OSCAR_TIME_SYNC_HOST_INT
- 26.BOARD_TEMP7_P





- 1.GPIO_TS2SOC2PMU_INT
- 2.SPI_OSCAR2COMPASS_CS_L
- 3.GPIO_FORCE_DFU
- 4.GPIO_SOC2BB_RST_L
- 5.PMU_GPIO_CLK_32K_OSCAR
- 6.GPIO_SOC2OSCAR_DBGEN
- 7.TP_OSCAR_P0_22
- 8.UART4_SOC2OSCAR_TXD
- 9.SPI_OSCAR_MISO
- 10.GPIO_SOC2OSCAR_DBGEN_R
- 11.PP3V0_S2R_SENSOR
- 12.PP1V2_S2R_SW2
- 13.GPIO_BB2SOC_GPS_SYNC
- 14.OSCAR2RADIO_CONTEXT_B
- 15.PP1V8_S2R_SW3
- 16.SOCHOT0_R_L
- 17.PPVDD_SRAM
- 18.PP3V0_UVLO
- 19.PMU_GPIO_OSCAR2PMU_HOST_WAKE
- 20.PMU_SHDWN
- 21.PP3V0_S2R_NAVAJO
- 22.UART4_OSCAR2SOC_RXD
- 23.PPVDD_SOC
- 24.ACCEL2OSCAR_INT1
- 25.GPIO_OSCAR_RESET_L
- 26.PP2V9_CAM
- 27.PPVBUS_USB_DCIN
- 28.PPVDD_GPU
- 29.DWL_AP_CLK
- 30.SOCHOT1_L
- 31.PPVDD_CPU
- 32.PP1V0_SOC
- 33.USB_VBUS_DETECT
- 34.PP1V8_ALWAYS
- 35.BOARD_TEMP2_P
- 36.GPIO_PMU2SOC_IRQ_L
- 37.PP3V0_S2R_TRISTAR
- 38.PP2V6_CAM_AF
- 39.VBUS_PROT_G
- 40.PMU_TCAL
- 41.PP3V0_ALS
- 42.PMU_GPIO_PMU2BBPMU_RST_L
- 43.PPVBUS_PROT
- 44.BOARD_TEMP8_P
- 45.PMU_VCENTER
- 46.BOARD_TEMP6_P
- 47.TP_HV_CHG_EN
- 48.PPVCC_MAIN
- 49.TP_AMUX_B3
- 50.TP_AMUX_BY
- 51.TP_AMUX_AY
- 52.TP_AMUX_A3
- 53.DWL_AP_DO
- 54.PP1V3_CAM
- 55.I2C0_SCL_1V8
- 56.I2C0_SDA_1V8

- 1.GPIO_SOC2BB_WAKE_MODEM
- 2.GPIO_BTN_VOL_UP_L
- 3.GYRO2OSCAR_INT2
- 4.GPIO_BTN_VOL_DOWN_L
- 5.GPIO_BTN_SRL_L_FILT
- 6.PP3V0_GYRO
- 7.SPI_OSCAR2GYRO_CS_L
- 8.GPIO_BTN_VOL_UP_L_FILT
- 9.SIMCRD_IO_CONN
- 10.SIMCRD_RST_CONN
- 11.GPIO_BTN_ONOFF_L_FILT
- 12.GPIO_BTN_VOL_DOWN_L_FILT
- 13.GPIO_HS4_SHUNT_EN
- 14.PP3V0_SPARE1
- 15.PP6V0_LCM_VBBOOST
- 16.GPIO_BB2SOC_RESET_DET_L
- 17.UART_WLAN2BB_LTE_COEX
- 18&58.BATT_NTC
- 19.GPIO_SOC2BB_RADIO_ON_L
- 20.GPIO_BTN_SRL_L
- 21.GPIO_BTN_ONOFF_L
- 22.PA_NTC_P
- 23.PP_LDO6_RUIM_1V8
- 24.GPIO_CODEC2SOC_IRQ_L
- 25.SPI3_CODEC_MISO
- 26.SPI3_CODEC_SCLK
- 27.GPIO_BB2SOC_GSM_TXBURST
- 28.ACCEL2OSCAR_INT2
- 29.GYRO2OSCAR_INT1
- 30.GYRO_DEN
- 31.SPI_OSCAR2ACCEL_CS_L
- 32.PP3V0_ACCEL
- 33.PPBATT_POS_RC
- 34.AIN3P
- 35.DMIC1_FF_SCLK
- 36.AIN3N
- 37.SPI3_CODEC_MOSI
- 38.PMU_GPIO_CODEC_HS_INT_L
- 39.L81_SPEAKER_VQ
- 40.GND
- 41.GND_AUDIO_CODEC
- 42&64&65&66&69.PPBATT_VCC
- 43&57.BATT_SWI_CONN
- 44.PMU_GPIO_BB_VBUS_DET
- 45.PMU_GPIO_BB2PMU_HOST_W.
- 46.PP1V8_S2R
- 47.PPLED_OUT_B
- 48.COMPASS2OSCAR_INT
- 50&51&52&56&59&71&72.GND
- 53.UART_BB2WLAN_LTE_COEX
- 54.MIKEY_TS_P
- 55.MIKEY_TS_N

- 1.PP3V0_COMP
- 2.PP3V0_S2R_SENSOR
- 3.SPI_OSCAR_SCLK
- 4.SPI_OSCAR_MOSI
- 5.PP1V8_COMP
- 6.I2C0_CAM_ALS_SCL_1V8_F
- 7.GPIO_CAM_ALS2SOC_IRQ_L_F
- 8.ISP1_CAM_FRONT_SDA_F
- 9.ISP1_CAM_FRONT_SCL_F
- 10.PP3V0_ALS_FILTER
- 11.I2C0_CAM_ALS_SDA_1V8_F
- 12.ISP1_CAM_FRONT_CLK_F
- 13.ISP1_CAM_FRONT_SHUTDOWN_L_F
- 14.PP2V9_AVDD_CAM_FRONT_FILTER
- 15.PP1V8_CAM_FRONT_FILTER
- 16.GPIO_HS3_SHUNT_EN_FILTER
- 19.CONN_HP_HS4_REF_FILTER
- 20.CONN_HP_HS3_FILTER
- 21.CONN_HP_RIGHT_FILTER
- 22.CONN_HP_LEFT_FILTER
- 23.CONN_HP_HS4_FILTER
- 24.CONN_HP_HS3_REF_FILTER
- 25.BOARD_TEMP4_P
- 26.DMIC1_FF_SCLK_FILTER
- 27.DMIC1_FF_SD
- 28.DMIC1_FF_SD_FILTER
- 29.PP1V8_DMIC_FILTER
- 30.GPIO_HS3_SHUNT_EN

- 60.PP1V7_VA_VCP
61.PP1V7_VCP
62.L81_DMIC1_FF_SD
63.CODEC_HP_DET_R
67.GPIO_PROX2SOC_IRQ_L
70.BATT_SNS
73.PP_SMPS5_DSP_1V05
74.PP_LDO1





D

C

B

A

PDF	CSA	CONTENTS	SYNC MASTER	DATE
1	1	Table of Contents	N/A	N/A
2	2	BLOCK DIAGRAM: SYSTEM	N/A	N/A
3	4	BOM TABLES	N/A	N/A
4	6	SOC: MAIN	N/A	N/A
5	7	SOC: I/OS	N/A	N/A
6	8	SOC: NAND	N/A	N/A
7	9	SOC: DP,MIPI	N/A	N/A
8	10	SOC: DDR	N/A	N/A
9	11	SOC: IO POWER	N/A	N/A
10	12	SOC: SRAM POWER	N/A	N/A
11	13	SOC: CPU POWER	N/A	N/A
12	14	DDR: CHANNEL 0 AND 1	N/A	N/A
13	15	SOC: MISC & ALIASES	N/A	N/A
14	16	NAND: NAND	N/A	N/A
15	17	AUDIO: L81 CODEC	N/A	N/A
16	18	AUDIO: HP/DMIC FLEX CONNS	N/A	N/A
17	19	AUDIO: SPEAKER AMPS RIGHT	N/A	N/A
18	20	AUDIO: SPEAKER AMPS LEFT	N/A	N/A
19	24	SENSOR: OSCAR, GYRO, ACCEL	N/A	N/A
20	25	SENSOR: HALL EFFECT	N/A	N/A
21	26	IO: BUTTON FLEX CONN	N/A	N/A
22	27	CAMERA: FF AND ALS CONN	N/A	N/A
23	28	CAMERA: REAR CONN	N/A	N/A
24	29	SENSOR: COMPASS	N/A	N/A
25	30	CELL: SYSTEM & DEBUG CONNECTORS	RADIO_MLB_72_B7	06/03/2013


PDF	CSA	CONTENTS	SYNC MASTER	DATE
26	32	CELL: BASEBAND PMU (1 OF 2)	RADIO_MLB_72_B7	06/03/2013
27	33	CELL: BASEBAND PMU (2 OF 2)	RADIO_MLB_72_B7	06/03/2013
28	34	CELL: BASEBAND (1 OF 2)	RADIO_MLB_72_B7	06/03/2013
29	35	CELL: BASEBAND(2 OF 2)	RADIO_MLB_72_B7	06/03/2013
30	36	CELL: TRANSCEIVER (1 OF 2)	RADIO_MLB_72_B7	06/03/2013
31	37	CELL: TRANSCEIVER (2 OF 2)	RADIO_MLB_72_B7	06/03/2013
32	38	CELL: TRANSCEIVER MATCHING	RADIO_MLB_72_B7	06/03/2013
33	39	CELL: SAW BANK	RADIO_MLB_72_B7	06/03/2013
34	40	CELL: BAND 1/4 PAT	RADIO_MLB_72_B7	06/03/2013
35	41	CELL: BAND 2/3 PAD	RADIO_MLB_72_B7	06/03/2013
36	42	CELL: BAND 20 PAD	RADIO_MLB_72_B7	06/03/2013
37	43	CELL: BAND 5/8 PAD	RADIO_MLB_72_B7	06/03/2013
38	44	CELL: BAND 13/17 PAD	RADIO_MLB_72_B7	06/03/2013
39	45	CELL: PA DC/DC CONVERTER	RADIO_MLB_72_B7	06/03/2013
40	46	CELL: 2G FEM	RADIO_MLB_72_B7	06/03/2013
41	47	CELL: RX DIVERSITY	RADIO_MLB_72_B7	06/03/2013
42	48	CELL: GPS	RADIO_MLB_72_B7	06/03/2013
43	49	CELL: ANTENNA FEEDS	RADIO_MLB_72_B7	06/03/2013
44	51	CELL: SIM FLEX CONN	N/A	N/A
45	56	SENSOR: PROX AD7149	N/A	N/A
46	58	WIFI/BT: MODULE	WIFI_DEV	05/21/2013
47	60	IO: TRISTAR	N/A	N/A
48	61	IO: FILTERING	N/A	N/A
49	62	IO: FLEX HOTBAR PADS	N/A	N/A
50	63	IO: HOME BUTTON FILTERS	N/A	N/A


PDF	CSA	CONTENTS	SYNC MASTER	DATE
51	65	GRAPE: 1V8 POWER SWITCH	N/A	N/A
52	66	GRAPE: CUMULUS	N/A	N/A
53	70	DISPLAY: EDP CONN	N/A	N/A
54	75	POWER: BATTERY CONNECTOR	N/A	N/A
55	81	PMU: ANYA PAGE 1	N/A	N/A
56	82	PMU: ANYA PAGE 2	N/A	N/A
57	83	PMU: ANYA PAGE 3	N/A	N/A
58	84	PMU: ANYA PAGE 4	N/A	N/A
59	90	SOC: DEBUG	N/A	N/A
60	93	TEST: TP/HOLES/FIDUCUALS	N/A	N/A
61	94	TEST: EE TP/PP	N/A	N/A
62	121	POWER: ALIASES	N/A	N/A
63	150	CONSTRAINTS: MLB RULES	N/A	N/A
64	151	CONSTRAINTS: LOW SPEED BUS	N/A	N/A
65	152	CONSTRAINTS: DISPLAY/AUDIO	N/A	N/A
66	153	CONSTRAINTS: DDR/FMI	N/A	N/A
67	154	CONSTRAINTS: POWER / GND	N/A	N/A
68	157	CONSTRAINTS: RF	N/A	N/A
69	158	CONSTRAINTS: WIFI/BT	WIFI_DEV	05/21/2013



D

C

B







D

D


C


C

B

B


A








A

B









D

C

B

A


D

C

B



BOOT CONFIG ID

62 58 13 7 5 4 =PP1V8 SOC




BOOT_CONFIG[3:0]	MODE	S/W READ FLOW
0000	SPI	1. SET GPIO AS INPUT
0001	SPI W/TEST	2. DISABLE PU AND ENABLE PD
0010	NAND <-- CURRENT SETTING	3. READ
0011	NAND W/TEST	

JTAG



BOARD ID

62 58 13 7 5 4 =PP1V8 SOC



BOARD_ID[3:0]	S/W READ FLOW
0000	MLB_A AP
0001	MLB_A DEV
0010	MLB_B AP
0011	MLB_B DEV
0100	MLB_C AP
0101	MLB_C DEV


BOARD REVISION

GPIO_BRD_REV3

GPIO_BRD_REV2

GPIO_BRD_REV1



GPIO_BRD_REV0




BRD_REV[3:0]


BRD_REV[3:0]	S/W READ FLOW
0000	PROTO 0
0001	PROTO 0 + T2
0010	PROTO 1 + T2
0011	PROTO 1 + T1
0100	PROTO 1 + T1 + B0
0101	PROTO 2 + T2 + B0
0110	EVT + T2 + B0
0111	DVT + T2 + B1

CURRENT SETTING ---->



ALIASED NETS TO ALLOW BREAKING ON DEV BOARD





D

C

B

A

D

C

B

SPEAKER AMPLIFIER


APN: 353S3445


TURN ON TIME: 3.5MS

TURN ON DELAY: ?MS

75HZ +/- XXX%

GAIN	VDD	GND
12DB	NC	SHORT
9DB	NC	100K
6DB	SHORT	NC
3DB	100K	NC
0DB	NC	NC






D

D

HALL EFFECT

BIPOLAR ONE OUTPUT APN 353S3687

C-PANEL HALL EFFECT SENSOR
(B-PANEL HALL EFFECT SENSOR ON HB)



C

C

B

B

A

8

7

6

5

4

3

8

7

6

5

4

3

D

D


C

C

B

B

A









FRONT CAMERA CONNECTOR

J65 CAMERA CONNECTOR

APN:MLB 516S0876
APN:FLEX 516S0869

CRITICAL
J2700
503548-1820
F-ST-SM








REAR CAMERA CONNECTOR

FLEX: 516S0974

MLB: 516S0973

CRITICAL
J2800
AA07-S022VA1

F-ST-SM



D

D

C

C

B


B

A

A

COMPASS

APN 338S1014




AP INTERFACE & DEBUG CONNECTOR


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.

PROBE POINTS

- PP3000
P4MM
SN
EP 1 BB_ERROR_FLAG 29 68
- PP3001
P4MM
SN
EP 1 SLEEP_CLK_32K 27 28 68
- PP3002
P4MM
SN
EP 1 PMIC_SSBI 27 28 68
- PP3003
P4MM
SN
EP 1 19P2M_MDM 27 28 68
- PP3008
P4MM
SN
EP 1 WTR_SSBI_TX_GPS 29 30
- PP3009
P4MM
SN
EP 1 WTR_SSBI_PRX_DRX 29 30
- PP3010
P4MM
SN
EP 1 WTR_RX_ON 29 30 68
- PP3011
P4MM
SN
EP 1 WTR_RF_ON 29 30 68
- PP3012
P4MM
SN
EP 1 UART_WLAN2BB_LTE_COEX 29 46
- PP3013
P4MM
SN
EP 1 UART_BB2WLAN_LTE_COEX 29 46



BASEBAND PMU (1 OF 2)




BASEBAND PMU (2 OF 2)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.




BOARD_ID	REVISION
0.7V	PROTO1
0.9V	PROTO2
1.1V	EVT1
1.3V	EVT2
1.5V	DVT
1.7V	PVT

BB GPIO_29	PRODUCT_ID
1 (1.8V)	JXX
0 (NC, PD)	NXX

PA_ID	MAV VER
0.1V	8.7
0.3V	8.6
0.5V	8.5
1.1V	7.7
1.3V	7.6
1.5V	7.5




PA THERMISTOR REMOVED TO MATCH N41, AP SECTION
NEEDS ITS OWN THERMISTOR PLACED NEAR THE PA'S.



BASEBAND (1 OF 2)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST



CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST

BASEBAND (2 OF 2)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.

D

D

C


C

B

B


A

A




RF TRANSCIVER (1 OF 2)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



RF TRANSCEIVER (2 OF 2)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.




TRANSCIVER POWER CONNECTIONS



		CPU U3600 WTR1605 SM SRM 4 OF 5 PWR				
31	PP RF1 1V3 PRX FELO1	53	VDD_RF1_P_FELO	VDD_RF2_T_DA	111 PP RF2 2V05 TX DA	31
31	PP RF1 1V3 PRX FELO2	42	VDD_RF1_P_FELO	VDD_RF1_T_DA	118 PP RF1 1V3 TX DA	31
31	PP RF1 1V3 DRX LBLO	28	VDD_RF1_D_LBLO	VDD_RF1_T_UPC	117 PP RF1 1V3 TX UPCONVERTER	11
68	PP RF1 1V3 DRX FE	26	VDD_RF1_D_FE	VDD_RF1_T_LO	116 PP RF1 1V3 TX LO	31
31	PP RF1 1V3 DRX MBLO	25	VDD_RF1_D_MBLO	VDD_RF2_T_BB	108 PP RF2 2V05 TX BB	31
31	PP RF1 1V3 JAM DET	85	VDD_RF1_JDET		136 PP RF2 2V05 TX VCO	31
31	PP RF2 2V05 PRX BB	83	VDD_RF2_P_BB	VDD_RF2_T_VCO		
68	PP RF2 2V05 DRX BB	44	VDD_RF2_D_BB	VDD_RF2_XO	127 PP RF2 2V05 XO FILT	31
31	PP RF2 2V05 PRX VCO	67	VDD_RF2_P_VCO	VDD_RF1_T_SYN	98 PP RF1 1V3 TX SYNTH	31
31	PP RF1 1V3 PRX VCO	76	VDD_RF1_P_VCO	VDD_RF2_T_PLL	97 PP RF2 2V05 TX PLL	31
31	PP RF1 1V3 PRX PLL	66	VDD_RF1_P_PLL		24 PP RF1 1V3 GPS LNA	31
31	PP RF2 2V05 SHDR VCO	51	VDD_RF2_S_VCO	VDD_RF1_G_INA	37 PP RF1 1V3 GPS VCO	31
31	PP RF1 1V3 SHDR VCO	40	VDD_RF1_S_VCO	VDD_RF1_G_VCO	55 PP RF1 1V3 GPS PLL	31
31	PP RF1 1V3 SHDR PLL	65	VDD_RF1_S_PLL	VDD_RF1_G_PLL	31 PP RF1 1V3 GPS DIG	31
				VDD_RF1_G_BB		
				VDD_DIO	87 PP RF1 1V8 DIG	31 68

TRANSCEIVER TX AND RX MATCHING NETWORKS



TX MATCHING NETWORKS



50 B7 DUPLX RX




RX MATCHING NETWORKS



SAW BANK


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.

HB TX SAW BANK + B13/B17/B20 DP6T SWITCH AND MATCHING




BAND	V3=V2	V1
B3 TX	HIGH	X
B4 TX	LOW	X
B13 RX	HIGH	HIGH
B17 RX	HIGH	LOW
B20 RX	LOW	HIGH

LB TX SAW BANK



BAND 1 / 4 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA	POWER	MODE	PA_BS	PA_ON_B1_B4	PA_R1
=====	=====	=====	=====	=====	=====	=====
POWER DOWN		X		0	0	0
STANDBY		X		X	0	X
B4		HPM		0	1	0
B4		LPM		0	1	1
B1		HPM		1	1	0
B1		LPM		1	1	1

BAND 2 / 3 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA	POWER	MODE	PA_BS	PA_ON_B2_B3	PA_R1
=====						
POWER DOWN		X		0	0	0
STANDBY		X		X	0	X
B3		HPM		0	1	0
B3		LPM		0	1	1
B2		HPM		1	1	0
B2		LPM		1	1	1

BAND 20/7 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA POWER MODE	PA_ON_B20	PA_R1
POWER DOWN	LPM	0	0
STANDBY	X	0	X
B20	HPM	1	0
B20	LPM	1	1

BAND 5 / 8 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA	POWER	MODE	PA_BS	PA_ON_B5_B8	PA_R1
=====	=====	=====	=====	=====	=====	=====
POWER DOWN		X		0	0	0
STANDBY		X		X	0	X
B5		HPM		0	1	0
B5		LPM		0	1	1
B8		HPM		1	1	0
B8		LPM		1	1	1

BAND 13/17 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA POWER MODE	PA_BS	PA_ON_B13_B17	PA_R1
=====	=====	=====	=====	=====
POWER DOWN	X	0	0	0
STANDBY	X	X	0	X
B17	HPM	0	1	0
B17	LPM	0	1	1
B13	HPM	1	1	0
B13	LPM	1	1	1

PA DC/DC CONVERTER


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.




2G FEM

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.

D 2G FEM D




RX DIVERSITY



NEED TO UPDATE


BAND	DRX_ASM_V4	DRX_ASM_V3	DRX_ASM_V2	DRX_ASM_V1
B1/B4	LOW	LOW	LOW	LOW
B2/25	LOW	HIGH	LOW	LOW
B3	HIGH	LOW	LOW	LOW
B5/6/18	LOW	LOW	HIGH	LOW
B8	LOW	LOW	LOW	HIGH
B13/17	LOW	HIGH	HIGH	HIGH
B20	LOW	HIGH	HIGH	LOW
OFF	LOW	LOW	HIGH	HIGH
SWITCH IS TERMINATED IN ALL OTHER POSSIBLE STATES				

GPS




ANTENNA FEEDS


DRX_ANT COAX




PRI_ANT COAX



SIM CARD FLEX CONN



SIM CARD ESD PROTECTION





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0130	377S0159	?	U5100	RDAR: // PROBLEM/12840016

C




WIFI / BT : MODULE





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0155	377S0104	?		RDAR://PROBLEM/1284026



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0116	377S0108		DZ6160	RDAR:8370432
155S0320	155S0513		L6100, L6101	RDAR:///PROBLEM/9625601
155S0741	155S0397		L6157	RDAR:///PROBLEM/11238851

D

D

C


C

B

B


A

IO FLEX HOTBAR PADS
MLB 998-5877
FLEX 998-5876




PINOUT MATCHES IO_FLEX 4.2.0 3/12/13

HOME BUTTON FILTERS




GRAPE CONNECTOR SUPPORT




LAYOUT NOTE:
PUT THERMAL VIAS AROUND U2300 IN CASE OF SHORTED CONDITION


CUMULUS C1 (CSP) IN MASTER-SLAVE CONFIG




PINOUT MATCHES GRAPE_FLEX_DRIVE_ALT 0.1.0 1/8/13



PINOUT MATCHES GRAPE_FLEX_SENSE_ALT 0.1.0 1/8/13




EDP CONNECTOR SUPPORT




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0644	155S0823	?		RDAR://PROBLEM/11282371


FL7500,L1920



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0339	128S0279	?	C8140,C8141	RDAR://PROBLEM/8967213

C8137 0201 OKAY IF GRAPE HAS EXT FET





D

C

B



A


D

C

B

A







EE CHARACTERIZATION TP

FOR FRANK (SEG)

NAND

BOTTOM SIDE	PP9460	1	FMI0_AD<0>	PLACE_SIDE=BOTTOM	
	P4MM	SM	NO_XNET_CONNECTION=TRUE	PLACE_NEAR=U0600.A31:2MM	6 14 61 66
BOTTOM SIDE	PP9461	1	FMI0_DQS	PLACE_SIDE=BOTTOM	
	P4MM	SM	NO_XNET_CONNECTION=TRUE	PLACE_NEAR=U0600.B34:2MM	6 14 61 66
			FMI0_AD<0..7>	EE_TEST=TRUE	6 14 61 66
			FMI0_CE0_L	FUNC_TEST=TRUE	6 14 60 66
			FMI0_ALE	FUNC_TEST=TRUE	6 14 66
			FMI0_CLE	FUNC_TEST=TRUE	6 14 66
			FMI0_WE_L	FUNC_TEST=TRUE	6 14 66
			FMI0_RE_L	FUNC_TEST=TRUE	6 14 66
			FMI0_DQS	FUNC_TEST=TRUE	6 14 61 66
			FMI1_AD<0>	FUNC_TEST=TRUE	6 14 66
			FMI1_CE0_L		6 14 66
			FMI1_ALE		6 14 66
			FMI1_CLE		6 14 66
			FMI1_WE_L		6 14 66
			FMI1_RE_L		6 14 66
			FMI1_DQS		6 14 66
			PPVREF_FMI_SOC	FUNC_TEST=TRUE	6 66
			PPVREF_FMI_NAND	FUNC_TEST=TRUE	14 66
TOP SIDE	PP9440	1	TP_FMI_TCK_NAND	PLACE_SIDE=TOP	14
	P4MM	SM			
TOP SIDE	PP9441	1	TP_FMI_TMSC_NAND	PLACE_SIDE=TOP	14
	P4MM	SM			
TOP SIDE	PP9442	1	=PP1V8_NAND	PLACE_SIDE=TOP	14 57 62
	P4MM	SM			
TOP SIDE	PP9443	1	GND	PLACE_SIDE=TOP	
	P4MM	SM			
EE					
TOP SIDE	PP9450	1	RESET_SOC_L		4 13 25 47
	P4MM	SM			
	PP9451	1	TP_ANALOGMUXOUT		4
	P4MM	SM			
TOP SIDE	PP9452	1	SOCHOT0_R_L		58
	P4MM	SM			
			TP_GPIO_DFU_STATUS	FUNC_TEST=TRUE	5

CAMERA

	PP9470	1	MIP11C_CAM_FRONT_CLK_P	PLACE_NEAR=U0600.AM35:3MM	7 22 61 65
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9471	1	MIP11C_CAM_FRONT_CLK_N	PLACE_NEAR=U0600.AM36:3MM	7 22 61 65
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9472	1	MIP11C_CAM_FRONT_DATA_P<0>	PLACE_NEAR=U0600.AM35:3MM	7 22 61 65
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9473	1	MIP11C_CAM_FRONT_DATA_N<0>	PLACE_NEAR=U0600.AM36:3MM	7 22 61 65
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9474	1	MIP11C_CAM_REAR_CLK_P	PLACE_NEAR=U0600.AR31:3MM	7 23 61 65
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9475	1	MIP11C_CAM_REAR_CLK_N	PLACE_NEAR=U0600.AT31:3MM	7 23 61 65
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9476	1	MIP11C_CAM_REAR_DATA_P<0>	PLACE_NEAR=U0600.AR33:3MM	7 23 61 65
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9477	1	MIP11C_CAM_REAR_DATA_N<0>	PLACE_NEAR=U0600.AT33:3MM	7 23 61 65
	P4MM	SM	NO_XNET_CONNECTION=TRUE		

HIGH SPEED, NO TEST

			DDR0_CA<0..9>	NO_TEST=TRUE	8 12 61 66
			DDR0_CK_P	NO_TEST=TRUE	8 12 61 66
			DDR0_CK_N	NO_TEST=TRUE	8 12 61 66
			DDR0_CA<0..9>	NO_TEST=TRUE	8 12 61 66
			DDR0_CKE<0..1>	NO_TEST=TRUE	8 12 61 66
			DDR0_CSN<0..1>	NO_TEST=TRUE	8 12 66
			DDR0_DM<0..3>	NO_TEST=TRUE	8 12 66
			DDR0_DQ<0..31>	NO_TEST=TRUE	8 12 61 66
			DDR0_DQS_P<0..3>	NO_TEST=TRUE	8 12 61 66
			DDR0_DQS_N<0..3>	NO_TEST=TRUE	8 12 61 66
			DDR1_CA<0..9>	NO_TEST=TRUE	8 12 61 66
			DDR1_CK_P	NO_TEST=TRUE	8 12 61 66
			DDR1_CK_N	NO_TEST=TRUE	8 12 61 66
			DDR1_CA<0..9>	NO_TEST=TRUE	8 12 61 66
			DDR1_CKE<0..1>	NO_TEST=TRUE	8 12 61 66
			DDR1_CSN<0..1>	NO_TEST=TRUE	8 12 66
			DDR1_DM<0..3>	NO_TEST=TRUE	8 12 66
			DDR1_DQ<0..31>	NO_TEST=TRUE	8 12 66
			DDR1_DQS_P<0..3>	NO_TEST=TRUE	8 12 66
			DDR1_DQS_N<0..3>	NO_TEST=TRUE	8 12 66
			MIP11C_CAM_REAR_CLK_P	NO_TEST=TRUE	7 23 61 65
			MIP11C_CAM_REAR_CLK_N	NO_TEST=TRUE	7 23 61 65
			MIP11C_CAM_REAR_DATA_P<0..1>	NO_TEST=TRUE	7 23 61 65
			MIP11C_CAM_REAR_DATA_N<0..1>	NO_TEST=TRUE	7 23 61 65
			MIP11C_CAM_REAR_CLK_FILT_P	NO_TEST=TRUE	23 65
			MIP11C_CAM_REAR_CLK_FILT_N	NO_TEST=TRUE	23 65
			MIP11C_CAM_REAR_DATA_FILT_P<0..3>	NO_TEST=TRUE	23 65
			MIP11C_CAM_REAR_DATA_FILT_N<0..3>	NO_TEST=TRUE	23 65
			MIP11C_CAM_FRONT_CLK_P	NO_TEST=TRUE	7 22 61 65
			MIP11C_CAM_FRONT_CLK_N	NO_TEST=TRUE	7 22 61 65
			MIP11C_CAM_FRONT_DATA_P<0>	NO_TEST=TRUE	7 22 61 65
			MIP11C_CAM_FRONT_DATA_N<0>	NO_TEST=TRUE	7 22 61 65
			MIP11C_CAM_FRONT_CLK_FILT_P	NO_TEST=TRUE	23 65
			MIP11C_CAM_FRONT_CLK_FILT_N	NO_TEST=TRUE	23 65
			MIP11C_CAM_FRONT_DATA_FILT_P<0>	NO_TEST=TRUE	23 65
			MIP11C_CAM_FRONT_DATA_FILT_N<0>	NO_TEST=TRUE	23 65

			EDP_DATA_P<0..3>	NO_TEST=TRUE	7 53 65
			EDP_DATA_N<0..3>	NO_TEST=TRUE	7 53 65
			EDP_DATA_EMI_P<0..3>	NO_TEST=TRUE	53 65
			EDP_DATA_EMI_N<0..3>	NO_TEST=TRUE	53 65
			EDP_DATA_EMI_CONN_P<0..3>	NO_TEST=TRUE	53 65
			EDP_DATA_EMI_CONN_N<0..3>	NO_TEST=TRUE	53 65

DRAM

NEAR DRAM

	PP9410	1	DDR0_CK_N	PLACE_NEAR=U1400.AF14:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9411	1	DDR0_CK_P	PLACE_NEAR=U1400.AF15:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9412	1	DDR0_CKE<0>	PLACE_NEAR=U1400.AF16:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9413	1	DDR0_DQS_N<3>	PLACE_NEAR=U1400.AE17:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9414	1	DDR0_CA<0>	PLACE_NEAR=U1400.AE21:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9415	1	DDR0_DQ<2>	PLACE_NEAR=U1400.B18:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9416	1	DDR0_DQ<1>	PLACE_NEAR=U1400.C8:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9417	1	DDR0_DQS_P<3>	PLACE_NEAR=U1400.B8:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9418	1	DDR0_DQS_N<0>	PLACE_NEAR=U1400.C15:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9419	1	DDR0_DQS_P<0>	PLACE_NEAR=U1400.B15:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		

	PP9420	1	DDR1_CK_N	PLACE_NEAR=U1400.T26:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9421	1	DDR1_CK_P	PLACE_NEAR=U1400.R26:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9422	1	DDR1_CKE<0>	PLACE_NEAR=U1400.P26:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9423	1	DDR1_CKE<1>	PLACE_NEAR=U1400.N25:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9424	1	DDR1_CA<0>	PLACE_NEAR=U1400.J25:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9425	1	DDR1_CA<1>	PLACE_NEAR=U1400.K26:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9426	1	DDR1_CA<2>	PLACE_NEAR=U1400.K25:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9427	1	DDR1_CA<3>	PLACE_NEAR=U1400.L25:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9428	1	DDR1_CSN<0>	PLACE_NEAR=U1400.N35:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		

NEAR SOC

	PP9435	1	DDR0_DQ<28>	PLACE_NEAR=U0600.D5:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9436	1	DDR0_DQS_N<3>	PLACE_NEAR=U0600.A6:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		
	PP9437	1	DDR0_DQS_P<3>	PLACE_NEAR=U0600.A5:1MM	8 12 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE		

POWER, NO TEST

			PP6V0_LCM_HI	NO_TEST=TRUE	56 67
			SW_CHGA	NO_TEST=TRUE	56 67
			WLED_LX_A	NO_TEST=TRUE	56 67
			WLED_LX_B	NO_TEST=TRUE	56 67
			L81_PVCP	NO_TEST=TRUE	15 65
			L81_NVCP	NO_TEST=TRUE	15 65
			CHARGE_PUMP_OUTPUTS		
			L81_FLYC	NO_TEST=TRUE	15 65
			L81_FLYN	NO_TEST=TRUE	15 65
			L81_FLYP	NO_TEST=TRUE	15 65
			THROTTLER_OUT	NO_TEST=TRUE	58
			UVLO_COMP_NEG	NO_TEST=TRUE	58
			UVLO_COMP_POS	NO_TEST=TRUE	58
			UVLO_COMP_REF	NO_TEST=TRUE	58
			VCC_MAIN_UVLO_SENSE	NO_TEST=TRUE	58

GRAPE

CONVERT TO PROBE POINTS IF NOT ABLE TO PLACE TESTPOINT

			TP_JTAG_CUMULUS_M_TCK		52 64
			TP_JTAG_CUMULUS_M_TDI		52 64
			TP_JTAG_CUMULUS_M_TMS		52 64
			TP_JTAG_CUMULUS_M_TDO		52 64
			DISPLAY_SYNC		4 52 60
			CUMULUS_MS_CK		52 64
			CUMULUS_MS_SD		52 64
			GPIO_GRAPE2SOC_I2C0_L		5 52 60
			GPIO_SOC2GRAPE_RESET_L		5 52 60 67
			CLK_32K_SOC2CUMULUS		5 52 60 64
			SPI2_GRAPE_MOSI		5 52 60 64
			SPI2_GRAPE_MISO		5 52 60 64
			SPI2_GRAPE_SCLK		5 52 60 64
			SPI2_GRAPE_CS_L		5 52 60 64
			TP_CUMULUS_S_H_CS_L		52
			TP_CUMULUS_S_H_SCLK		52
			TP_CUMULUS_S_H_SDI		52
			TP_CUMULUS_S_H_SDO		52
			=PP5V25_GRAPE		52 62
			PP1V8_GRAPE_SW		51 52 60 67

AUDIO

			L81_DMIC1_FF_SD	FUNC_TEST=TRUE	15
--	--	--	-----------------	----------------	----

NO TEST DUE TO LAYOUT

			I2C3_TP_AT_ALS_FILTER_SIDE		
			I2C3_SCL_1V8	NO_TEST=TRUE	5 13 22 64
			I2C3_SDA_1V8	NO_TEST=TRUE	5 13 22 64
			MAX98304_L1_IN_N	NO_TEST=TRUE	18 65
			MAX98304_L1_IN_P	NO_TEST=TRUE	18 65
			MAX98304_R1_IN_N	NO_TEST=TRUE	17 65
			MAX98304_R1_IN_P	NO_TEST=TRUE	17 65
			MAX98304_L2_IN_N	NO_TEST=TRUE	18 65
			MAX98304_L2_IN_P	NO_TEST=TRUE	18 65
			MAX98304_R2_IN_N	NO_TEST=TRUE	17 65
			MAX98304_R2_IN_P	NO_TEST=TRUE	17 65
			GPIO_BTN_HOME_CONN_R_L	NO_TEST=TRUE	50

NO TEST ON PROX

			PROX_AD7149_CIN5	NO_TEST=TRUE	45
			PROX_AD7149_CIN7	NO_TEST=TRUE	45
			PROX_AD7149_CIN9	NO_TEST=TRUE	45
			PROX_AD7149_CIN7_FILT	NO_TEST=TRUE	45
			PROX_AD7149_CIN9_FILT	NO_TEST=TRUE	45
			PROX_AD7149_CIN7_CONN	NO_TEST=TRUE	45
			PROX_AD7149_CIN9_CONN	NO_TEST=TRUE	45
			PROX_AD7149_ACSHIELD_CONN	NO_TEST=TRUE	45
			PROX_AD7149_BIAS	NO_TEST=TRUE	45
			ACSHIELD_SB	NO_TEST=TRUE	45
			ACSH_SB	NO_TEST=TRUE	45
			PROX_AD7149_GPIO	NO_TEST=TRUE	45

WIFI

			JTAG_WLAN_TMS_TX_BLANK	FUNC_TEST=TRUE	46 64
			TP_JTAG_WLAN_TCK	FUNC_TEST=TRUE	46 64
			JTAG_WLAN_TDI_OSCAR_A	FUNC_TEST=TRUE	46 64
			JTAG_WLAN_TDO_OSCAR_B	FUNC_TEST=TRUE	46 64
			TP_JTAG_WLAN_TRST_L	FUNC_TEST=TRUE	46 64
			JTAG_WLAN_SEL	FUNC_TEST=TRUE	46 64
			UART2_SOC2WLAN_TX_R	FUNC_TEST=TRUE	46 64
			UART2_WLAN2SOC_TX_R	FUNC_TEST=TRUE	46 64
			UART_BB2WLAN_LTE_COEX_R	FUNC_TEST=TRUE	46 64
			UART_WLAN2BB_LTE_COEX_R	FUNC_TEST=TRUE	46 64
			=PP3V3_S2R_WIFI_PA	FUNC_TEST=TRUE	46 62
			HSIC1_SOC2WLAN_HOST_RDY_R	FUNC_TEST=TRUE	46 64
			HSIC1_WLAN2SOC_DEVICE_RDY	FUNC_TEST=TRUE	5 46 64
			HSIC1_WLAN2SOC_REMOTE_WAKE	FUNC_TEST=TRUE	5 46 64

FOR HSIC CHARACTERIZATION

	PP9480	1	HSIC1_WLAN_DATA	PLACE_NEAR=U0600.A27:3MM	4 46 61 64
	P4MM	SM			
	PP9481	1	HSIC1_WLAN_STB	PLACE_NEAR=U0600.B27:3MM	4 46 61 64
	P4MM	SM			
	PP9482	1	HSIC1_WLAN_DATA	PLACE_NEAR=U5800.13:3MM	4 46 61 64
	P4MM	SM			
	PP9483	1	HSIC1_WLAN_STB	PLACE_NEAR=U5800.14:3MM	4 46 61 64
	P4MM	SM			
			PMU_GPIO_WLAN_REG_ON	FUNC_TEST=TRUE	46 57
			PMU_GPIO_BT_REG_ON	FUNC_TEST=TRUE	46 57
			GPIO_BT_WAKE	FUNC_TEST=TRUE	5 46

BASEBAND

			BB_JTAG_TMS	FUNC_TEST=TRUE	5 25 28
--	--	--	-------------	----------------	---------

POWER CONNECTIONS

D

D

C

C

B

B

A

BUCK0

67 60 55 PPVDD_CPU == =PPVDD_CPU 11
MAKE_BASE=TRUE

BUCK1

67 60 55 PPVDD_GPU == =PPVDD_GPU 11
MAKE_BASE=TRUE

BUCK2

67 60 55 PPVDD_SOC == =PPVDD_SOC 10
MAKE_BASE=TRUE

BUCK3

67 60 55 PP1V8_S2R == =PP1V8_S2R_MISC 5 59
MAKE_BASE=TRUE == =PP1V8_S2R_VDDIO_WLAN_BT 46
== =PP1V8_S2R_TRISTAR 47
== =PP1V8_S2R_DDR 12
== =PP1V8_S2R_GRAPE 51
== =PP1V8_S2R_EXT_SWITCH 57

BUCK3_SW

67 60 59 57 55 PP1V8_SW1 == =PP1V8_AUDIO 15
MAKE_BASE=TRUE
XWC130
SM
1 2 PP1V8_SW1_FOREHEAD 60 62 67
67 62 60 PP1V8_SW1_FOREHEAD == =PP1V8_DMIC 16
== =PP1V8_CAM_FRONT 22
== =PP1V8_CAM_REAR 23
== =PP1V8_PROX_AD7149 45

PP1V8_EXT_SW

67 60 57 PP1V8_EXT_SW == =PP1V8_VDDIO18_SOC 9 10
MAKE_BASE=TRUE == =PP1V8_SOC 4 5 7 13 58
== =PP1V8_MIPI_SOC 7
== =PP1V8_EDP_SOC 7
== =PP1V8_NAND_SOC 6
== =PP1V8_NAND 14 57 61
== =PP1V8_PLL_SOC 4
== =PP1V8_EEPROM 5

PP1V8_SW2

67 60 55 PP1V8_SW2 == =PP1V8_GRAPE 51
MAKE_BASE=TRUE

PP1V8_S2R_SW3

67 60 55 PP1V8_S2R_SW3 == =PP1V8_S2R_GYRO 19
MAKE_BASE=TRUE == =PP1V8_S2R_ACCEL 19
== =PP1V8_S2R_OSCAR 19

PP1V8_S2R_SW3_COMP

67 62 60 PP1V8_S2R_SW3_COMP == =PP1V8_S2R_COMP 24
MAKE_BASE=TRUE
XWC133
SM
1 2 PP1V8_S2R_SW3_COMP 60 62 67

BUCK4

67 60 56 51 PP1V2_S2R == =PP1V2_S2R_DDR 12
MAKE_BASE=TRUE == =PP1V2_S2R_DDR_SOC 8

BUCK4_SW

67 60 55 PP1V2_SW1 == =PP1V2_VDDO_DDR 12
MAKE_BASE=TRUE == =PP1V2_VDDIOD_SOC 8 9
== =PP1V2_HSIC_SOC 4

67 60 55 PP1V2_S2R_SW2 == =PP1V2_S2R_OSCAR 19
MAKE_BASE=TRUE

BUCK5

67 60 55 PPVDD_SRAM == =PPVDD_SRAM_CPU 10
MAKE_BASE=TRUE == =PPVDD_SRAM_SOC 10

BUCK6

67 60 55 PP3V3_S2R == =PP3V3_S2R_SWITCH 57
MAKE_BASE=TRUE == =PP3V3_S2R_WIFI_PA 46 61

PP3V3_SW

67 60 57 PP3V3_SW == =PP3V3_EDP_PU
MAKE_BASE=TRUE == =PP3V3_NAND 14
== =PP3V3_USB_SOC 4

LDO1

67 60 56 PP3V0_SPARE1 == =PP3V0_SPARE1 58
MAKE_BASE=TRUE

LDO2

67 60 56 PP1V7_VA_VCP == =PP1V7_VA_VCP 15
MAKE_BASE=TRUE

LDO3

67 60 56 PP3V0_S2R_SENSOR == =PP3V0_S2R_GYRO 19
MAKE_BASE=TRUE == =PP3V0_S2R_ACCEL 19
== =PP3V0_S2R_COMP 24

LDO4

67 60 56 PP3V0_ALS == =PP3V0_ALS 22
MAKE_BASE=TRUE == =PP3V0_PROX_AD7149 45

LDO5

67 60 56 PP3V0_UVLO == =PP3V0_UVLO 58
MAKE_BASE=TRUE

LDO6

67 60 56 PP3V3_ACC == =PP3V3_ACC 47
MAKE_BASE=TRUE

LDO7

67 60 56 PP3V0_S2R_TRISTAR == =PP3V0_S2R_TRISTAR 47
MAKE_BASE=TRUE

LDO8

67 60 56 PP3V0_S2R_HALL == =PP3V0_S2R_HALL 50
MAKE_BASE=TRUE

LDO9

67 60 56 PP1V3_CAM == =PP1V3_CAM_REAR 23
MAKE_BASE=TRUE
BACKUP RAIL. CAN BE BOOSTED TO MEET
1.1V MIN ON CAMERA IF NEEDED.

LDO10

67 60 56 PP1V0_SOC == =PP1V0_USB_SOC 4
MAKE_BASE=TRUE == =PP1V0_MIPI_SOC 7
== =PP1V0_EDP_PAD_DVDD_SOC 7

LDO11

67 60 56 PP2V6_CAM_AF == =PP2V6_CAM_REAR_AF 23
MAKE_BASE=TRUE

LDO13

67 60 56 PP2V9_CAM == =PP2V9_CAM_FRONT 22
MAKE_BASE=TRUE == =PP2V9_CAM_REAR 23

VLCM1

67 60 56 PP5V25_GRAPE == =PP5V25_GRAPE 52 61
MAKE_BASE=TRUE

CHARGER MAIN

67 60 58 57 56 55 47 PPVCC_MAIN == =PPVCC_MAIN_AUDIO 15
MAKE_BASE=TRUE == =PPVCC_MAIN_LED 56
== =PPVCC_MAIN_CPU 55
== =PPVCC_MAIN_GPU 55
== =PPVCC_MAIN_SOC 55
== =PPVCC_MAIN_GRAPE 51
== =PPVCC_MAIN_LCD 53
== =PPVCC_MAIN_VDD_LCM 56
== =PPVCC_MAIN_WLAN 46

BATTERY

67 60 55 PPBATT_VCC == =PPBATT_POS_CONN 54
MAKE_BASE=TRUE == =PPBATT_VCC_BB 25 26 34 35 36 37 38 39 40
== =PPBATT_AUDIO 17 18

USB POWER INPUT

67 60 55 PPVBUS_USB_DCIN == =PPVBUS_USB_EMI 48
MAKE_BASE=TRUE

ON_BUF

67 60 56 PP1V8_ALWAYS == =PP1V8_ALWAYS 5
MAKE_BASE=TRUE

BACKLIGHT BOOST

67 60 54 PPLED_OUT_A == =PPLED_REG_A 51
MAKE_BASE=TRUE

67 60 56 PPLED_OUT_B == =PPLED_REG_B 53
MAKE_BASE=TRUE

Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	PHYSICAL	SPACING		
U000	CLK_50S	CLK	CLK 32K SOC2CUMULUS	5 52 60 61
U001	CLK_50S	CLK	CLK 32K SOC2CUMULUS FILT	60
U002	CLK_50S	CLK	CUMULUS MS CK	52 61
U003	CLK_50S	CLK	CUMULUS MS SD	52 61
U004	CLK_50S	CLK	PMU GPIO CLK 32K WLAN	46 57
U005	CLK_50S	CLK	PMU GPIO CLK 32K OSCAR	19 57 60
U006	CLK_50S	CLK	PMU OUT 32K CLK GPS	57 68
U007	CLK_50S	CLK	ISP1 CAM FRONT CLK R	7
U008	CLK_50S	CLK	ISP1 CAM FRONT CLK	7 22
U009	CLK_50S	CLK	ISP1 CAM FRONT CLK F	22 60
U010	CLK_50S	CLK	ISP0 CAM REAR CLK R	7
U011	CLK_50S	CLK	ISP0 CAM REAR CLK	7 23
U012	CLK_50S	CLK	ISP0 CAM REAR CLK F	23 60

UART

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
UART_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
UART	*	*	3:1_SPACING

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
UART	UART	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	PHYSICAL	SPACING		
U000	UART_50S	UART	UART0 SOC RXD	5 47 60
U001	UART_50S	UART	UART0 SOC TXD	5 47 60
U002	UART_50S	UART	UART3 SOC2BB RTS L	5 25 29
U003	UART_50S	UART	UART3 BB2SOC RTS L	5 25 29
U004	UART_50S	UART	UART3 SOC2BB TX	5 25 29 47
U005	UART_50S	UART	UART3 BB2SOC TX	5 25 29 47
U006	UART_50S	UART	UART4 OSCAR2SOC RXD	5 19
U007	UART_50S	UART	UART4 SOC2OSCAR TXD	5 19
U008	UART_50S	UART	UART1 SOC2BT RTS L	5 46
U009	UART_50S	UART	UART1 BT2SOC RTS L	5 46
U010	UART_50S	UART	UART1 SOC2BT TX	5 46
U011	UART_50S	UART	UART1 BT2SOC TX	5 46
U012	UART_50S	UART	UART2 SOC2WLAN TX	5 46
U013	UART_50S	UART	UART2 WLAN2SOC TX	5 46
U014	UART_50S	UART	UART2 SOC2WLAN TX R	46 61
U015	UART_50S	UART	UART2 WLAN2SOC TX R	46 61
U016	UART_50S	UART	UART6 TS ACC RXD	5 47
U017	UART_50S	UART	UART6 TS ACC TXD	5 47
U018		UART	UART5 BATT TRXD	5 54 57
U019		UART	BATT SWI CONN	54 60

I2S

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2S_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2S	*	*	3:1_SPACING

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2S	I2S	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	PHYSICAL	SPACING		
U000	I2S_50S	CLK	I2S0 CODEC ASP MCK R	5 15
U001	I2S_50S	CLK	I2S0 CODEC ASP MCK	5
U002	I2S_50S	I2S	I2S0 CODEC ASP BCLK	5 15
U003	I2S_50S	I2S	I2S0 CODEC ASP LRCK	5 15
U004	I2S_50S	I2S	I2S0 CODEC ASP DIN	5 15
U005	I2S_50S	I2S	I2S0 CODEC ASP DOUT	5 15
U006	I2S_50S	I2S	I2S0 CODEC ASP SDOUT	15
U007	I2S_50S	I2S	NC I2S1 MCK	5
U008	I2S_50S	I2S	I2S1 CODEC XSP BCLK	5 15
U009	I2S_50S	I2S	I2S1 CODEC XSP LRCK	5 15
U010	I2S_50S	I2S	I2S1 CODEC XSP DIN	5 15
U011	I2S_50S	I2S	I2S1 CODEC XSP DOUT	5 15
U012	I2S_50S	I2S	I2S1 CODEC XSP SDOUT	15
U013	I2S_50S	CLK	NC I2S2 MCK R	5
U014	I2S_50S	CLK	NC I2S2 MCK	5
U015	I2S_50S	I2S	NC I2S2 BCLK	5
U016	I2S_50S	I2S	NC I2S2 LRCK	5
U017	I2S_50S	I2S	NC I2S2 DIN	5
U018	I2S_50S	I2S	NC I2S2 DOUT	5
U019	I2S_50S	I2S	NC I2S4 MCK	5
U020	I2S_50S	I2S	I2S4 SOC2BT BCLK	5 46
U021	I2S_50S	I2S	I2S4 SOC2BT LRCK	5 46
U022	I2S_50S	I2S	I2S4 SOC2BT DATA	5 46
U023	I2S_50S	I2S	I2S4 BT2SOC DATA	5 46

DWI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DWI	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	PHYSICAL	SPACING		
U000		DWI	DWI AP CLK	5 57
U001		DWI	NC DWI AP DI	57
U002		DWI	DWI AP DO	5 57

I2C

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2C_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2C	*	*	1.5:1_SPACING

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	PHYSICAL	SPACING		
U000	I2C_50S	I2C	I2C0 SDA 1V8	5 57 60
U001	I2C_50S	I2C	I2C0 SCL 1V8	5 57 60
U002	I2C_50S	I2C	I2C3 CAM ALS SDA 1V8 F	22 60
U003	I2C_50S	I2C	I2C3 CAM ALS SCL 1V8 F	22 60
U004	I2C_50S	I2C	I2C0 HP ALS SDA 1V8 FILT	60
U005	I2C_50S	I2C	I2C0 HP ALS SCL 1V8 FILT	60
U006	I2C_50S	I2C	I2C1 SOC2OSCAR SWDCLK 1V8	5 19
U007	I2C_50S	I2C	I2C1 SOC2OSCAR SWDIO 1V8	5 19
U008	I2C_50S	I2C	I2C2 SDA 1V8	5 47
U009	I2C_50S	I2C	I2C2 SCL 1V8	5 47
U010	I2C_50S	I2C	I2C3 SDA 1V8	5 13 22 61
U011	I2C_50S	I2C	I2C3 SCL 1V8	5 13 22 61
U012	I2C_50S	I2C	DMIC1 FF SD FILT	16 60
U013	I2C_50S	I2C	DMIC1 FF SCLK FILT	16 60
U014	I2C_50S	I2C	DMIC1 FF SD	15 16
U015	I2C_50S	I2C	DMIC1 FF SCLK	15 16
U016	I2C_50S	I2C	SEP I2C0 SCL	5
U017	I2C_50S	I2C	SEP I2C0 SDA	5
U018	I2C_50S	I2C	ISP0 CAM REAR SCL	7 23
U019	I2C_50S	I2C	ISP0 CAM REAR SDA	7 23
U020	I2C_50S	I2C	ISP0 CAM REAR SCL F	23 60
U021	I2C_50S	I2C	ISP0 CAM REAR SDA F	23 60
U022	I2C_50S	I2C	ISP1 CAM FRONT SCL	7 22
U023	I2C_50S	I2C	ISP1 CAM FRONT SDA	7 22
U024	I2C_50S	I2C	ISP1 CAM FRONT SCL F	22 60
U025	I2C_50S	I2C	ISP1 CAM FRONT SDA F	22 60

SPI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SPI_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SPI	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	PHYSICAL	SPACING		
U000	SPI_50S	SPI	SPI3 CODEC MISO	5 15
U001	SPI_50S	SPI	SPI3 CODEC MOSI	5 15
U002	SPI_50S	SPI	SPI3 CODEC SCLK	5 15
U003	SPI_50S	SPI	SPI3 CODEC CS L	5 15
U004	SPI_50S	SPI	SPI2 GRAPE MISO	5 52 60 61 64
U005	SPI_50S	SPI	SPI2 GRAPE MOSI	5 52 60 61 64
U006	SPI_50S	SPI	SPI2 GRAPE SCLK	5 52 60 61 64
U007	SPI_50S	SPI	SPI2 GRAPE CS L	5 52 60 61 64
U008	SPI_50S	SPI	SPI2 GRAPE MISO	5 52 60 61 64
U009	SPI_50S	SPI	SPI2 GRAPE MOSI	5 52 60 61 64
U010	SPI_50S	SPI	SPI2 GRAPE SCLK	5 52 60 61 64
U011	SPI_50S	SPI	SPI2 GRAPE CS L	5 52 60 61 64
U012	SPI_50S	SPI	SPI OSCAR MISO	19 24
U013	SPI_50S	SPI	SPI OSCAR MOSI	19 24
U014	SPI_50S	SPI	SPI OSCAR SCLK	19 24
U015	SPI_50S	SPI	SPI OSCAR MISO GYRO	19
U016	SPI_50S	SPI	SPI OSCAR MISO ACCEL	19
U017	SPI_50S	SPI	SPI OSCAR MISO COMPI	24
U018	SPI_50S	SPI	SPI OSCAR MOSI R	19
U019	SPI_50S	SPI	SPI OSCAR SCLK R	19
U020	SPI_50S	SPI	SPI OSCAR2ACCEL CS L	19
U021	SPI_50S	SPI	SPI OSCAR2GYRO CS L	19
U022	SPI_50S	SPI	SPI OSCAR2COMPASS CS L	19 24

JTAG

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
JTAG	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	PHYSICAL	SPACING		
U000		JTAG	JTAG SOC TCK	4 47 60
U001		JTAG	JTAG SOC TMS	4 47 60
U002		JTAG	JTAG SOC TDI	4 60
U003		JTAG	TP JTAG SOC TDO	4 60
U004		RST	JTAG SOC TRST L	4 13 60
U005		JTAG	NC JTAG SOC TRTCK	4
U006		JTAG	BB JTAG TMS	5 25 28 61
U007		JTAG	BB JTAG TCK	5 25 28 61
U008		JTAG	BB JTAG TDO	5 25 28 61
U009		JTAG	BB JTAG TDI	5 25 28 61
U010		RST	BB JTAG TRST L	5 25 28 61
U011		JTAG	JTAG WLAN TMS TX BLANK	46 61
U012		JTAG	TP JTAG WLAN TCK	46 61
U013		JTAG	JTAG WLAN TDO OSCAR B	46 61
U014		JTAG	JTAG WLAN TDI OSCAR A	46 61
U015		RST	TP JTAG WLAN TRST L	46 61
U016		JTAG	TP JTAG CUMULUS M TCK	52 61
U017		JTAG	TP JTAG CUMULUS M TDI	52 61
U018		JTAG	JTAG CUMULUS M TMS	52 61
U019		JTAG	TP JTAG CUMULUS M TDO	52 61

USB

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	PHYSICAL	SPACING		
U000	USB	USB_90D	USB SOC P	4 47 60
U001	USB	USB_90D	USB SOC N	4 47 60
U002	USB	USB_90D	USB BB P	25 47
U003	USB	USB_90D	USB BB N	25 47
U004	USB	USB_90D	USB BB DEBUG P	25 28 61
U005	USB	USB_90D	USB BB DEBUG N	25 28 61
U006	USB	USB_90D	E75 DPAIR1 CONN P	47 49 60
U007	USB	USB_90D	E75 DPAIR1 CONN N	47 49 60
U008	USB	USB_90D	E75 DPAIR2 CONN P	47 49 60
U009	USB	USB_90D	E75 DPAIR2 CONN N	47 49 60
U010	USB	USB_90D	E75 DPAIR1 P	47
U011	USB	USB_90D	E75 DPAIR1 N	47
U012	USB	USB_90D	E75 DPAIR2 P	47
U013	USB	USB_90D	E75 DPAIR2 N	47

HSIC

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
HSIC	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HSIC	*	*	4:1_SPACING

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HSIC	GND	*	1.5:1_SPACING

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HSIC_RDY	*	*	2:1_SPACING

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HSIC_RDY	GND	*	1.5:1_SPACING

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	PHYSICAL	SPACING		
U000	HSIC	HSIC	HSIC1 WLAN DATA	4 46 61
U001	HSIC	HSIC	HSIC1 WLAN STB	4 46 61
U002	HSIC	HSIC	HSIC2 BB DATA	4 25 28 61
U003	HSIC	HSIC	HSIC2 BB STB	4 25 28 61
U004	HSIC	HSIC	NC HSIC0 DATA	4
U005	HSIC	HSIC	NC HSIC0 STB	4
U006	HSIC	HSIC_RDY	HSIC1 WLAN2SOC REMOTE WAKE	5 46 61
U007	HSIC	HSIC_RDY	HSIC1 WLAN2SOC DEVICE RDY	5 46 61
U008	HSIC	HSIC_RDY	HSIC1 SOC2WLAN HOST RDY	5 46
U009	HSIC	HSIC_RDY	HSIC1 SOC2WLAN HOST RDY_R	46 61
U010	HSIC	HSIC_RDY	HSIC2 BB2SOC REMOTE WAKE	5 29
U011	HSIC	HSIC_RDY	HSIC2 BB2SOC DEVICE RDY	5 25 29
U012	HSIC	HSIC_RDY	HSIC2 SOC2BB HOST RDY	5 25 29

MIPI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI0C			MIPI0C	*	*	4:1_SPACING
MIPI1C			MIPI1C	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C CAM REAR CLK P	7 23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C CAM REAR CLK N	7 23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C CAM REAR DATA P<0>	7 23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C CAM REAR DATA N<0>	7 23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C CAM REAR DATA P<1>	7 23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C CAM REAR DATA N<1>	7 23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	NC MIPI0C CAM REAR DATA P<2>	7
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	NC MIPI0C CAM REAR DATA N<2>	7
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	NC MIPI0C CAM REAR DATA P<3>	7
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	NC MIPI0C CAM REAR DATA N<3>	7
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C CAM REAR CLK FILT P	23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C CAM REAR CLK FILT N	23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C CAM REAR DATA FILT P<0>	23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C CAM REAR DATA FILT N<0>	23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C CAM REAR DATA FILT P<1>	23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C CAM REAR DATA FILT N<1>	23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	NC MIPI0C CAM REAR DATA FILT P<2>	23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	NC MIPI0C CAM REAR DATA FILT N<2>	23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	NC MIPI0C CAM REAR DATA FILT P<3>	23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	NC MIPI0C CAM REAR DATA FILT N<3>	23 61
MIPI1C_PP	MIPI1C_PP	MIPI1C_PP	MIPI1C_PP	MIPI1C CAM FRONT CLK P	7 22 61
MIPI1C_PP	MIPI1C_PP	MIPI1C_PP	MIPI1C_PP	MIPI1C CAM FRONT CLK N	7 22 61
MIPI1C_PP	MIPI1C_PP	MIPI1C_PP	MIPI1C_PP	MIPI1C CAM FRONT DATA P<0>	7 22 61
MIPI1C_PP	MIPI1C_PP	MIPI1C_PP	MIPI1C_PP	MIPI1C CAM FRONT DATA N<0>	7 22 61
MIPI1C_PP	MIPI1C_PP	MIPI1C_PP	MIPI1C_PP	NC MIPI1C CAM FRONT DATA P<1>	7
MIPI1C_PP	MIPI1C_PP	MIPI1C_PP	MIPI1C_PP	NC MIPI1C CAM FRONT DATA N<1>	7
MIPI1C_PP	MIPI1C_PP	MIPI1C_PP	MIPI1C_PP	MIPI1C CAM FRONT CLK FILT P	22 61
MIPI1C_PP	MIPI1C_PP	MIPI1C_PP	MIPI1C_PP	MIPI1C CAM FRONT CLK FILT N	22 61
MIPI1C_PP	MIPI1C_PP	MIPI1C_PP	MIPI1C_PP	MIPI1C CAM FRONT DATA FILT P<0>	22 61
MIPI1C_PP	MIPI1C_PP	MIPI1C_PP	MIPI1C_PP	MIPI1C CAM FRONT DATA FILT N<0>	22 61
MIPI0D_PP	MIPI0D_PP	MIPI0D_PP	MIPI0D_PP	NC MIPI0D DPCLK	7
MIPI0D_PP	MIPI0D_PP	MIPI0D_PP	MIPI0D_PP	NC MIPI0D DNCLK	7
MIPI0D_PP	MIPI0D_PP	MIPI0D_PP	MIPI0D_PP	NC MIPI0D DPDATA0	7
MIPI0D_PP	MIPI0D_PP	MIPI0D_PP	MIPI0D_PP	NC MIPI0D DNDATA0	7
MIPI0D_PP	MIPI0D_PP	MIPI0D_PP	MIPI0D_PP	NC MIPI0D DPDATA1	7
MIPI0D_PP	MIPI0D_PP	MIPI0D_PP	MIPI0D_PP	NC MIPI0D DNDATA1	7
MIPI0D_PP	MIPI0D_PP	MIPI0D_PP	MIPI0D_PP	NC MIPI0D DPDATA2	7
MIPI0D_PP	MIPI0D_PP	MIPI0D_PP	MIPI0D_PP	NC MIPI0D DNDATA2	7
MIPI0D_PP	MIPI0D_PP	MIPI0D_PP	MIPI0D_PP	NC MIPI0D DPDATA3	7
MIPI0D_PP	MIPI0D_PP	MIPI0D_PP	MIPI0D_PP	NC MIPI0D DNDATA3	7
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI CAM0 CLKCON P	
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI CAM0 CLKCON N	
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI CAM0 DOCON P	
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI CAM0 DOCON N	
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI CAM0 DICON P	
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI CAM0 DICON N	
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI CAM0 D2CON P	
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI CAM0 D2CON N	
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI CAM0 D3CON P	
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI CAM0 D3CON N	
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI CAM1 CLKCON P	
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI CAM1 CLKCON N	
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI CAM1 DOCON P	
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI CAM1 DOCON N	
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI CAM1 DICON P	
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI CAM1 DICON N	

BACKLIGHT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LED	*	LED	LEDA	*	*	2.4:1_SPACING
			LEDB	*	*	2.4:1_SPACING

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
LED	LED	LEDA	LED	LED IO1 A R	56
LED	LED	LEDB	LED	LED IO1 B R	56
LED	LED	LEDA	LED	LED IO2 A R	56
LED	LED	LEDB	LED	LED IO2 B R	56
LED	LED	LEDA	LED	LED IO3 A R	56
LED	LED	LEDB	LED	LED IO3 B R	56
LED	LED	LEDA	LED	LED IO4 A R	56
LED	LED	LEDB	LED	LED IO4 B R	56
LED	LED	LEDA	LED	LED IO5 A R	56
LED	LED	LEDB	LED	LED IO5 B R	56
LED	LED	LEDA	LED	LED IO6 A R	56
LED	LED	LEDB	LED	LED IO6 B R	56
LED	LED	LEDA	LED	LED IO 1 A	53 56 60
LED	LED	LEDB	LED	LED IO 1 B	53 56 60
LED	LED	LEDA	LED	LED IO 2 A	53 56 60
LED	LED	LEDB	LED	LED IO 2 B	53 56 60
LED	LED	LEDA	LED	LED IO 3 A	53 56 60
LED	LED	LEDB	LED	LED IO 3 B	53 56 60
LED	LED	LEDA	LED	LED IO 4 A	53 56 60
LED	LED	LEDB	LED	LED IO 4 B	53 56 60
LED	LED	LEDA	LED	LED IO 5 A	53 56 60
LED	LED	LEDB	LED	LED IO 5 B	53 56 60
LED	LED	LEDA	LED	LED IO 6 A	53 56 60
LED	LED	LEDB	LED	LED IO 6 B	53 56 60

AUDIO/SPEAKER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
AUDIO	*	*	3:1_SPACING
AUDIO	AUDIO	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
SPKR_DIFF	SPEAKER	AUDIO	SPKRAMP L1 OUT P	18 49 60	
SPKR_DIFF	SPEAKER	AUDIO	SPKRAMP L1 OUT N	18 49 60	
SPKR_DIFF	SPEAKER	AUDIO	SPKRAMP L2 OUT P	18 49 60	
SPKR_DIFF	SPEAKER	AUDIO	SPKRAMP L2 OUT N	18 49 60	
SPKR_DIFF	SPEAKER	AUDIO	SPKRAMP R1 OUT P	17 49 60	
SPKR_DIFF	SPEAKER	AUDIO	SPKRAMP R1 OUT N	17 49 60	
SPKR_DIFF	SPEAKER	AUDIO	SPKRAMP R2 OUT P	17 49 60	
SPKR_DIFF	SPEAKER	AUDIO	SPKRAMP R2 OUT N	17 49 60	
USB_90D	USB	USB	MIKEY TS P	15 47	
USB_90D	USB	USB	MIKEY TS N	15 47	
MAXIMUM_NECK_LENGTH=0.5 MM MIN_NECK_WIDTH=0.06 MM USB_90D	USB	USB	L81 MBUS P	15	
USB_90D	USB	USB	L81 MBUS N	15	
SPKR_DIFF	AUDIO_DIFF	AUDIO	LEFT CH OUT P	15 18 60	
SPKR_DIFF	AUDIO_DIFF	AUDIO	LEFT CH OUT N	15 18 60	
SPKR_DIFF	AUDIO_DIFF	AUDIO	RIGHT CH OUT P	15 17 60	
SPKR_DIFF	AUDIO_DIFF	AUDIO	RIGHT CH OUT N	15 17 60	
SPKR_DIFF	AUDIO_DIFF	AUDIO	MAX98304 L1 IN P	18 61	
SPKR_DIFF	AUDIO_DIFF	AUDIO	MAX98304 L1 IN N	18 61	
SPKR_DIFF	AUDIO_DIFF	AUDIO	MAX98304 R1 IN P	17 61	
SPKR_DIFF	AUDIO_DIFF	AUDIO	MAX98304 R1 IN N	17 61	
SPKR_DIFF	AUDIO_DIFF	AUDIO	MAX98304 L2 IN P	18 61	
SPKR_DIFF	AUDIO_DIFF	AUDIO	MAX98304 L2 IN N	18 61	
SPKR_DIFF	AUDIO_DIFF	AUDIO	MAX98304 R2 IN P	17 61	
SPKR_DIFF	AUDIO_DIFF	AUDIO	MAX98304 R2 IN N	17 61	
AUDIO_DIFF	AUDIO	AUDIO	SPKR L1 VSNS P		
AUDIO_DIFF	AUDIO	AUDIO	SPKR L1 VSNS N		
AUDIO_DIFF	AUDIO	AUDIO	SPKR R1 VSNS P		
AUDIO_DIFF	AUDIO	AUDIO	SPKR R1 VSNS N		
MAXIMUM_NECK_LENGTH=15 MM PWR_0P5MM	AUDIO	AUDIO	CODEC HP HS3	15	
PWR_0P5MM	AUDIO	AUDIO	CODEC HP HS4	15	
PWR_0P5MM	AUDIO	AUDIO	CONN HP HS3 FILT	15 16 60	
PWR_0P5MM	AUDIO	AUDIO	CONN HP HS4 FILT	15 16 60	
PWR_0P2MM	AUDIO	AUDIO	CODEC HP LEFT	15	
PWR_0P2MM	AUDIO	AUDIO	CODEC HP RIGHT	15	
PWR_0P2MM	AUDIO	AUDIO	CONN HP LEFT FILT	15 16 60	
PWR_0P2MM	AUDIO	AUDIO	CONN HP RIGHT FILT	15 16 60	
PP_PWR	PWR	PWR	L81 NVCP	15 61	
PP_PWR	PWR	PWR	L81 PVCP	15 61	
PP_PWR	PWR	PWR	L81 FLYP	15 61	
PP_PWR	PWR	PWR	L81 FLYN	15 61	
PP_PWR	PWR	PWR	L81 FLYC	15 61	
PP_PWR	PWR	PWR	SPEAKER VO		
PP_PWR	PWR	PWR	L81 FILT	15	
PWR_0P1MM	AUDIO	AUDIO	HP MIC POS	15	
PWR_0P1MM	AUDIO	AUDIO	HP MIC NEG	15	
PWR_0P1MM	AUDIO	AUDIO	L81 AIN2 POS	15	
PWR_0P1MM	AUDIO	AUDIO	L81 AIN2 NEG	15	
PWR_0P1MM	AUDIO	AUDIO	CODEC HP HS3 REF	15	
PWR_0P1MM	AUDIO	AUDIO	CODEC HP HS4 REF	15	
PWR_0P1MM	AUDIO	AUDIO	CONN HP HS3 REF FILT	15 16 60	
PWR_0P1MM	AUDIO	AUDIO	CONN HP HS4 REF FILT	15 16 60	

XTAL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRYSTAL	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
			CRYSTAL	XTAL SOC 24M I	4
			CRYSTAL	XTAL SOC 24M O	4
			CRYSTAL	SOC 24M O	4
			CRYSTAL	PMU XTAL	56
			CRYSTAL	PMU EXTAL	56

EMBEDDED DISPLAYPORT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
EDP_90D	*	90_OHM_DIFF	EDP_50S	*	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
EDP	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP AUX P	7 53
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP AUX N	7 53
EDP_50S	EDP_50S	EDP_50S	EDP_50S	EDP HPD	7 53
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA P<0>	7 53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA N<0>	7 53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA P<1>	7 53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA N<1>	7 53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA P<2>	7 53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA N<2>	7 53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA P<3>	7 53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA N<3>	7 53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP AUX EMI P	53
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP AUX EMI N	53
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA EMI P<0>	53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA EMI N<0>	53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA EMI P<1>	53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA EMI N<1>	53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA EMI P<2>	53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA EMI N<2>	53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA EMI P<3>	53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA EMI N<3>	53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP AUX EMI CONN P	53
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP AUX EMI CONN N	53
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA EMI CONN P<0>	53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA EMI CONN N<0>	53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA EMI CONN P<1>	53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA EMI CONN N<1>	53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA EMI CONN P<2>	53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA EMI CONN N<2>	53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA EMI CONN P<3>	53 61
EDP_90D	EDP_90D	EDP_90D	EDP_90D	EDP DATA EMI CONN N<3>	53 61

TEMP SENSORS

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BOARD_TEMP	*	TEMP_SENSE	BOARD_TEMP	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
MIN	BOARD_TEMP	MIN,NECK_WIDTH=0.053 MM	BOARD_TEMP	PA NTC P	57 60
MIN	BOARD_TEMP	MIN,NECK_WIDTH=0.053 MM	BOARD_TEMP	PA NTC N	57
MIN	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP2_P	57 60
MIN	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP2_N	57
MIN	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP3_P	57
MIN	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP3_N	57
MIN	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP4_P	57 60
MIN	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP4_N	57
MIN	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP5_P	57 60
MIN	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP5_N	57
MIN	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP6_P	57 60
MIN	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP6_N	57
MIN	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP7_P	57 60
MIN	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP7_N	57
MIN	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP8_P	57 60
MIN	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP8_N	57

DDR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DDR_50S	*	DRAM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR	*	*	3:1_SPACING

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DDR_90D	*	DRAM_DIFF

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
DDR0	DDR_50S	DDR	DDR0_CA<0> 8 12 61
DDR0	DDR_50S	DDR	DDR0_CA<9...1> 8 12 61
DDR0	DDR_50S	DDR	DDR0_DM<3...0> 8 12 61
DDR0	DDR_90D	DDR	DDR0_CK_P 8 12 61
DDR0	DDR_90D	DDR	DDR0_CK_N 8 12 61
DDR0	DDR_50S	DDR	DDR0_CKE<1...0> 8 12 61
DDR0	DDR_50S	DDR	DDR0_CSN<1...0> 8 12 61
DDR0		DDR	DDR0_CA_ZQ_SOC 8
DDR0		DDR	DDR0_DO_ZQ_SOC 8
DDR0		DDR	DDR0_ZQ_DRAM 12
DDR0	DDR_50S	DDR	DDR0_DO<1...0> 8 12 61
DDR0	DDR_50S	DDR	DDR0_DO<2> 8 12 61
DDR0	DDR_50S	DDR	DDR0_DO<7...3> 8 12 61
DDR0	DDR_90D	DDR	DDR0_DQS_P<0> 8 12 61
DDR0	DDR_90D	DDR	DDR0_DQS_N<0> 8 12 61
DDR0	DDR_50S	DDR	DDR0_DO<15...8> 8 12 61
DDR0	DDR_90D	DDR	DDR0_DQS_P<1> 8 12 61
DDR0	DDR_90D	DDR	DDR0_DQS_N<1> 8 12 61
DDR0	DDR_50S	DDR	DDR0_DO<23...16> 8 12 61
DDR0	DDR_90D	DDR	DDR0_DQS_P<2> 8 12 61
DDR0	DDR_90D	DDR	DDR0_DQS_N<2> 8 12 61
DDR0	DDR_50S	DDR	DDR0_DO<27...25> 8 12 61
DDR0	DDR_50S	DDR	DDR0_DO<28> 8 12 61
DDR0	DDR_50S	DDR	DDR0_DO<31...29> 8 12 61
DDR0	DDR_90D	DDR	DDR0_DQS_P<3> 8 12 61
DDR0	DDR_90D	DDR	DDR0_DQS_N<3> 8 12 61
DDR1	DDR_50S	DDR	DDR1_CA<3...0> 8 12 61
DDR1	DDR_50S	DDR	DDR1_CA<9...4> 8 12 61
DDR1	DDR_50S	DDR	DDR1_DM<3...0> 8 12 61
DDR1	DDR_90D	DDR	DDR1_CK_P 8 12 61
DDR1	DDR_90D	DDR	DDR1_CK_N 8 12 61
DDR1	DDR_50S	DDR	DDR1_CKE<1...0> 8 12 61
DDR1	DDR_50S	DDR	DDR1_CSN<0> 8 12 61
DDR1	DDR_50S	DDR	DDR1_CSN<1> 8 12 61
DDR1		DDR	DDR1_CA_ZQ_SOC 8
DDR1		DDR	DDR1_DO_ZQ_SOC 8
DDR1		DDR	DDR1_ZQ_DRAM 12
DDR1	DDR_50S	DDR	DDR1_DO<7...0> 8 12 61
DDR1	DDR_90D	DDR	DDR1_DQS_P<0> 8 12 61
DDR1	DDR_90D	DDR	DDR1_DQS_N<0> 8 12 61
DDR1	DDR_50S	DDR	DDR1_DO<15...8> 8 12 61
DDR1	DDR_90D	DDR	DDR1_DQS_P<1> 8 12 61
DDR1	DDR_90D	DDR	DDR1_DQS_N<1> 8 12 61
DDR1	DDR_50S	DDR	DDR1_DO<23...16> 8 12 61
DDR1	DDR_90D	DDR	DDR1_DQS_P<2> 8 12 61
DDR1	DDR_90D	DDR	DDR1_DQS_N<2> 8 12 61
DDR1	DDR_50S	DDR	DDR1_DO<31...24> 8 12 61
DDR1	DDR_90D	DDR	DDR1_DQS_P<3> 8 12 61
DDR1	DDR_90D	DDR	DDR1_DQS_N<3> 8 12 61

VREF (DDR/FMI)

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VREF	*	*	5:1_SPACING

VOLTAGE	NET_TYPE		
	PHYSICAL	SPACING	
DDR0	PP_PWR	PWR	PPVREF_DDR0_CA_SOC 8
DDR0	PP_PWR	PWR	PPVREF_DDR0_DO_SOC 8
DDR0	PP_PWR	PWR	PPVREF_DDR1_CA_SOC 8
DDR0	PP_PWR	PWR	PPVREF_DDR1_DO_SOC 8
DDR0	PP_PWR	PWR	PPVREF_DDR0_CA_DRAM 12
DDR0	PP_PWR	PWR	PPVREF_DDR0_DO_DRAM 12
DDR0	PP_PWR	PWR	PPVREF_DDR1_CA_DRAM 12
DDR0	PP_PWR	PWR	PPVREF_DDR1_DO_DRAM 12
DDR0			
DDR0	PP_PWR	VREF	PPVREF_FMI_SOC 6 61
DDR0	PP_PWR	VREF	PPVREF_FMI_NAND 14 61

NAND


NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
NAND_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
NAND	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FMI0_AD_CTRL_BP	NAND_50S	NAND	FMI0_AD<0> 6 14 61
FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<1> 6 14 61
FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<2> 6 14 61
FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<3> 6 14 61
FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<4> 6 14 61
FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<5> 6 14 61
FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<6> 6 14 61
FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<7> 6 14 61
FMI0_AD_CTRL	NAND_50S	NAND	FMI0_ALE 6 14 61
FMI0_CE	NAND_50S	NAND	FMI0_CE0_L 6 14 60 61
FMI0_AD_CTRL	NAND_50S	NAND	FMI0_CLE 6 14 61
	NAND_50S	NAND	FMI0_DQS 6 14 61
FMI0_AD_CTRL	NAND_50S	NAND	FMI0_RE_L 6 14 61
FMI0_AD_CTRL	NAND_50S	NAND	FMI0_WE_L 6 14 61
FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<0> 6 14 61
FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<1> 6 14
FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<2> 6 14
FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<3> 6 14
FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<4> 6 14
FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<5> 6 14
FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<6> 6 14
FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<7> 6 14
FMI1_AD_CTRL	NAND_50S	NAND	FMI1_ALE 6 14 61
FMI1_CE	NAND_50S	NAND	FMI1_CE0_L 6 14 61
FMI1_AD_CTRL	NAND_50S	NAND	FMI1_CLE 6 14 61
FMI1_AD_CTRL	NAND_50S	NAND	FMI1_DQS 6 14 61
FMI1_AD_CTRL	NAND_50S	NAND	FMI1_RE_L 6 14 61
FMI1_AD_CTRL	NAND_50S	NAND	FMI1_WE_L 6 14 61

NAND DEV

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FMI0_AD_BUF<0>	NAND_50S	NAND	FMI0_AD_BUF<0>
FMI0_AD_BUF<1>	NAND_50S	NAND	FMI0_AD_BUF<1>
FMI0_AD_BUF<2>	NAND_50S	NAND	FMI0_AD_BUF<2>
FMI0_AD_BUF<3>	NAND_50S	NAND	FMI0_AD_BUF<3>
FMI0_AD_BUF<4>	NAND_50S	NAND	FMI0_AD_BUF<4>
FMI0_AD_BUF<5>	NAND_50S	NAND	FMI0_AD_BUF<5>
FMI0_AD_BUF<6>	NAND_50S	NAND	FMI0_AD_BUF<6>
FMI0_AD_BUF<7>	NAND_50S	NAND	FMI0_AD_BUF<7>
FMI0_ALE_BUF	NAND_50S	NAND	FMI0_ALE_BUF
FMI0_CE0_BUF_L	NAND_50S	NAND	FMI0_CE0_BUF_L
FMI0_CLE_BUF	NAND_50S	NAND	FMI0_CLE_BUF
FMI0_DQS_BUF	NAND_50S	NAND	FMI0_DQS_BUF
FMI0_DQSN_BUF	NAND_50S	NAND	FMI0_DQSN_BUF
FMI0_REP_BUF	NAND_50S	NAND	FMI0_REP_BUF
FMI0_RE_BUF_L	NAND_50S	NAND	FMI0_RE_BUF_L
FMI0_WE_BUF_L	NAND_50S	NAND	FMI0_WE_BUF_L
FMI1_AD_BUF<0>	NAND_50S	NAND	FMI1_AD_BUF<0>
FMI1_AD_BUF<1>	NAND_50S	NAND	FMI1_AD_BUF<1>
FMI1_AD_BUF<2>	NAND_50S	NAND	FMI1_AD_BUF<2>
FMI1_AD_BUF<3>	NAND_50S	NAND	FMI1_AD_BUF<3>
FMI1_AD_BUF<4>	NAND_50S	NAND	FMI1_AD_BUF<4>
FMI1_AD_BUF<5>	NAND_50S	NAND	FMI1_AD_BUF<5>
FMI1_AD_BUF<6>	NAND_50S	NAND	FMI1_AD_BUF<6>
FMI1_AD_BUF<7>	NAND_50S	NAND	FMI1_AD_BUF<7>
FMI1_ALE_BUF	NAND_50S	NAND	FMI1_ALE_BUF
FMI1_CE0_BUF_L	NAND_50S	NAND	FMI1_CE0_BUF_L
FMI1_CLE_BUF	NAND_50S	NAND	FMI1_CLE_BUF
FMI1_DQS_BUF	NAND_50S	NAND	FMI1_DQS_BUF
FMI1_DQSN_BUF	NAND_50S	NAND	FMI1_DQSN_BUF
FMI1_REP_BUF	NAND_50S	NAND	FMI1_REP_BUF
FMI1_RE_BUF_L	NAND_50S	NAND	FMI1_RE_BUF_L
FMI1_WE_BUF_L	NAND_50S	NAND	FMI1_WE_BUF_L



PWR

NET_TYPE			BUCKS		
VOLTAGE	PHYSICAL	SPACING			
4.7V	PP_PWR	PWR	BUCK0 LX0	55	
4.7V	PP_PWR	PWR	BUCK0 LX1	55	
4.7V	PP_PWR	PWR	BUCK0 LX2	55	
4.7V	PP_PWR	PWR	BUCK0 LX3	55	
1.1V	PP_PWR	PWR	BUCK0 FB	55	
4.7V	PP_PWR	PWR	BUCK1 LX0	55	
4.7V	PP_PWR	PWR	BUCK1 LX1	55	
4.7V	PP_PWR	PWR	BUCK1 LX2	55	
1.1V	PP_PWR	PWR	BUCK1 FB	55	
4.7V	PP_PWR	PWR	BUCK2 LX0	55	
1.0V	PP_PWR	PWR	BUCK2 FB	55	
4.7V	PP_PWR	PWR	BUCK3 LX0	55	
1.8V	PP_PWR	PWR	BUCK3 FB	55	
4.7V	PP_PWR	PWR	BUCK4 LX0	55	
1.2V	PP_PWR	PWR	BUCK4 FB	55	
4.7V	PP_PWR	PWR	BUCK5 LX0	55	
1.0V	PP_PWR	PWR	BUCK5 FB	55	
4.7V	PP_PWR	PWR	BUCK6 LX0	55	
3.3V	PP_PWR	PWR	BUCK6 FB	55	
RAILS					
1.1V	MIN_NECK_WIDTH=0.15 MM PWR_15MM	PWR	PPVDD CPU	55 60 62	
1.1V	MIN_NECK_WIDTH=0.15 MM PWR_15MM	PWR	PPVDD GPU	55 60 62	
1.0V	MIN_NECK_WIDTH=0.15 MM PWR_15MM	PWR	PPVDD SOC	55 60 62	
1.8V	MAXIMUM_NECK_LENGTH=5 MM PP_PWR	PWR	PP1V8 S2R	55 56 60 62	
1.8V	MAX_LINE_WIDTH=0.6 MM PWR_0P3MM	PWR	PP1V8 SW1	55 57 59 60 62	
1.8V	MAXIMUM_NECK_LENGTH=10 MM PWR_0P3MM	PWR	PP1V8 SW1 FOREHEAD	60 62	
1.8V	MIN_NECK_WIDTH=0.15 MM PP_PWR	PWR	PP1V8 EXT SW	57 60 62	
1.8V	PWR_0P1MM	PWR	PP1V8 SW2	55 60 62	
1.8V	PP_PWR	PWR	PP1V8 S2R SW3	55 60 62	
1.8V	MAX_LINE_WIDTH=0.5 MM MAXIMUM_NECK_LENGTH=10 MM PWR_0P3MM	PWR	PP1V8 S2R SW3 COMP	60 62	
1.2V	MAXIMUM_NECK_LENGTH=5 MM PP_PWR	PWR	PP1V2 S2R	55 56 60 62	
1.2V	PWR_1MM	PWR	PP1V2 SW1	55 60 62	
1.2V	MAXIMUM_NECK_LENGTH=15 MM PP_PWR	PWR	PP1V2 S2R SW2	55 60 62	
3.3V	MIN_NECK_WIDTH=0.1 MM PWR_1MM	PWR	PPVDD SRAM	55 60 62	
3.3V	PWR_1P2MM	PWR	PP3V3 S2R	55 60 62	
3.3V	MAXIMUM_NECK_LENGTH=15 MM PP_PWR	PWR	PP3V3 SW	57 60 62	
LDOS					
3.0V	PP_PWR	PWR	PP3V0 SPARE1	56 60 62	
1.7V	PP_PWR	PWR	PP1V7 VA VCP	56 60 62	
3.0V	MAX_LINE_WIDTH=0.5 MM MAXIMUM_NECK_LENGTH=10 MM PWR_0P3MM	PWR	PP3V0 S2R SENSOR	56 60 62	
3.0V	MAXIMUM_NECK_LENGTH=10 MM PWR_0P3MM	PWR	PP3V0 ALS	56 60 62	
3.0V	PWR_0P4MM	PWR	PP3V0 UVLO	56 60 62	
3.3V	PP_PWR	PWR	PP3V3 ACC	56 60 62	
3.0V	PWR_0P3MM	PWR	PP3V0 S2R TRISTAR	56 60 62	
3.0V	PWR_0P3MM	PWR	PP3V0 S2R HALL	56 60 62	
1.3V	MAXIMUM_NECK_LENGTH=7 MM PP_PWR	PWR	PP1V3 CAM	56 60 62	
1.0V	MAXIMUM_NECK_LENGTH=15 MM PP_PWR	PWR	PP1V0 SOC	56 60 62	
2.6V	MAXIMUM_NECK_LENGTH=45 MM PP_PWR	PWR	PP2V6 CAM AF	56 60 62	
2.9V	MAXIMUM_NECK_LENGTH=40 MM PP_PWR	PWR	PP2V9 CAM	56 60 62	
5.25V	MAXIMUM_NECK_LENGTH=5 MM PP_PWR	PWR	PP5V25 GRAPE	56 60 62	
INPUT/MAIN/ALWAYS					
4.7V	MIN_NECK_WIDTH=0.15 MM PWR_15MM	PWR	PPVCC MAIN	47 55 56 57 58 60 62	
4.7V	MAXIMUM_NECK_LENGTH=15 MM PWR_10MM	PWR	PPBATT VCC	55 60 62	
6.0V	PWR_2MM	PWR	PPVBUS USB DCIN	55 60 62	
1.8V	MAX_LINE_WIDTH=0.6 MM PWR_0P2MM	PWR	PP1V8 ALWAYS	56 60 62	
4.7V	PWR_10MM	PWR	PPBATT AUDIO AMP		
PMU					
20.4V	PP_PWR	PWR	WLDD LX B	56 61	
20.4V	PP_PWR	PWR	WLDD LX A	56 61	
20.4V	MAX_LINE_WIDTH=0.6 MM PWR_0P3MM	PWR	PPLED OUT A	56 60 62	
20.4V	MAX_LINE_WIDTH=0.6 MM PWR_0P5MM	PWR	PPLED OUT B	56 60 62	
20.4V	PWR_PMU	PWR	PPLED BACK REG A	53 60	
20.4V	PWR_PMU	PWR	PPLED BACK REG B	53 60	
6.0V	PP_PWR	PWR	PP6V0 LCM VBOOST	56 60	
6.0V	PWR_0P2MM	PWR	PPVBUS PROT	47 55 60	
6.0V	PP_PWR	PWR	PMU VCENTER	55 60	
6.0V	PP_PWR	PWR	PP6V0 LCM HI	56 61	
20.4V	PP_PWR	PWR	LCM LX	56	
4.7V	PP_PWR	PWR	SW CHGA	55 61	
6.0V	PWR_0P2MM	PWR	USB VBUS DETECT	4 55	
6.0V	PWR_0P2MM	PWR	USB VBUS DETECT R	4	
6.0V		PWR	PMU GPIO_BB_VBUS_DET	25 28 57 61	

NET_TYPE			BUCKS		
VOLTAGE	PHYSICAL	SPACING			
1.8V	PP_PWR	PWR	PP1V8 PLL SOC F	4	
1.8V	PP_PWR	PWR	PP1V8 EDP AVDD AUX	7	
0.4V	PP_PWR	PWR	TP PP0V4 MIPIOD	7	
0.4V	PP_PWR	PWR	TP PP0V4 MIPIID	7	
1.8V	PWR_0P2MM	PWR	PP1V8 XTAL	9	
1.8V	PP_PWR	PWR	PP1V8 VDD ANA TMPSADC	10	
1.2V	PP_PWR	PWR	PPVDDI NAND	14	
1.8V	PP_PWR	PWR	PP1V8 DMIC FILT	16 60	
3.0V	PP_PWR	PWR	PP3V0 HP ALS FILT	60	
8.75V	PP_PWR	PWR	SPKR L1 SWITCH		
8.75V	PP_PWR	PWR	SPKR R1 SWITCH		
1.8V	PP_PWR	PWR	PPDVDD SPKRAMP		
1.7V	PP_PWR	PWR	PP1V7 VCP	15 60	
4.2V	PP_PWR	PWR	PPVCC VPROG_CP	16	
4.2V	PP_PWR	PWR	PPVCC VPROG_MB		
4.2V	PP_PWR	PWR	PPVCC VPROG_MB_F	15	
4.7V	PWR_1MM	PWR	PPVCC MAIN LCD SW	53 60	
4.7V	PWR_1MM	PWR	PPVCC MAIN LCD SW CONN	53 60	
4.7V	PWR_1MM	PWR	PPVCC MAIN GRAPE FILT		
5.25V	PP_PWR	PWR	PP5V25 GRAPE FILT		
1.8V	PP_PWR	PWR	PP1V8 GRAPE SW	61 62 60 61	
1.8V	PP_PWR	PWR	PP1V8 GRAPE FILT		
3.0V	PP_PWR	PWR	PP3V0 GYRO	19 60	
3.0V	PP_PWR	PWR	PP3V0 ACCEL	19 60	
3.0V	PWR_0P3MM	PWR	PP3V0 S2R HALL FILT	20 50 60	
1.2V	PWR_0P3MM	PWR	PP1V2 CAM FRONT FILT	60	
1.8V	PP_PWR	PWR	PP1V8 CAM FRONT FILT	22 60	
2.9V	PP_PWR	PWR	PP2V9 AVDD CAM FRONT FILT	22 60	
3.0V	PWR_0P3MM	PWR	PP3V0 ALS FILT	22 60	
2.6V	PP_PWR	PWR	PP2V6 CAM REAR AF FILT	23 60	
1.28V	PP_PWR	PWR	PP1V3 CAM REAR FILT	23 60	
1.8V	PP_PWR	PWR	PP1V8 CAM REAR FILT	23 60	
1.28V	PP_PWR	PWR	PP1V3 CAM REAR		
2.8V	PP_PWR	PWR	PP2V9 AVDD CAM REAR FILT	23 60	
3.0V	PP_PWR	PWR	PP3V0 COMP	24 60	
1.8V	PP_PWR	PWR	PP1V8 COMP	24 60	
3.0V	PP_PWR	PWR	PP3V0 SENSOR PROX FILT	60	
3.0V	PP_PWR	PWR	PP3V0 SENSOR PROX ADUX1049 FILT	60	
3.0V	PP_PWR	PWR	PPAVDD SENSOR PROX ADUX1049		
3.0V	PP_PWR	PWR	PP3V0 SENSOR PROX AD7149 FILT	45 60	
6.0V	PWR_2MM	PWR	PPVBUS E75 USB CONN	48 49 60	
3.3V	PP_PWR	PWR	PPOUT E75 ACC ID1 CONN	48 49 60	
3.3V	PP_PWR	PWR	PPOUT E75 ACC ID2 CONN	48 49 60	
3.3V	PP_PWR	PWR	PPOUT E75 ACC ID1	47 48	
3.3V	PP_PWR	PWR	PPOUT E75 ACC ID2	47 48	
3.0V	PP_PWR	PWR	PP3V0 IO ALS FILT	60	
	MAXIMUM_NECK_LENGTH=20 MM PP_PWR	ANLG	BATT NTC	54 57 60	
	MAXIMUM_NECK_LENGTH=5 MM PP_PWR	ANLG	BATT SNS	54 55	
		ANLG	BATT SNS_R	55	

GND

NET_TYPE			GND		
VOLTAGE	PHYSICAL	SPACING			
0V	MAX_LINE_WIDTH=0.6 MM GND	GND	GND_AUDIO_CODEC	15 60	
0V	MAX_LINE_WIDTH=0.6 MM GND	GND	GND_AVDD_CAM_FRONT	22	
0V	MAX_LINE_WIDTH=0.6 MM GND	GND	GND_PP1V8_CAM_FRONT	22	
0V	MAX_LINE_WIDTH=0.6 MM GND	GND	GND_PP2V9_CAM_FRONT	22	
0V	MAX_LINE_WIDTH=0.6 MM GND	GND	GND_COMP	24	
0V	GND	GND	GND_PMU		
0V	GND	GND	GND_SPKR_AMP_L1		
0V	GND	GND	GND_SPKR_AMP_L2		
0V	GND	GND	GND_SPKR_AMP_R1		
0V	GND	GND	GND_SPKR_AMP_R2		

RST


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
RST	*	*	3:1_SPACING

NET_TYPE			RST		
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING			
		RST	BB TRST L		
		RST	DBG RST		
		RST	DEBUG RST L	25 28 61	DEV
		RST	GSM TXBURST IND		
		RST	RST AP 1V8 L		
		RST	RESET SOC L	4 13 25 47 57 60 61	
		RST	GPIO_SOC2BB_RST_L	5 25 27 60	
		RST	RST_BB_PMU_L		
		RST	RST_BT_L		
		RST	RST_DET_L		
		RST	GPIO_SOC2GRAPE_RESET_L	5 52 60 61	
		RST	PMU_GPIO_CODEC_RST_L	15 57	
		RST	TS2PMU_RESET_IN	47 57	
		RST	GPIO_BB2SOC_RESET_DET_L	6 25 29	
		RST	SIMCRD_RST		
		RST	WDOG_SOC	4 13	
		RST	WDOG_SOC2PMU_RESET_IN	13 57	
		RST	GPIO_OSCAR_RESET_L	5 19 60	
		RST	ISP1_CAM_FRONT_SHUTDOWN_L	7 22	
		RST	ISP0_CAM_REAR_SHUTDOWN_L	7 23	
		RST	ISP1_CAM_FRONT_SHUTDOWN_L_F	22 60	
		RST	ISP0_CAM_REAR_SHUTDOWN_L_F	23 60	
		RST	PMU_GPIO_PMU2BBPMU_RST_L	25 27 57 60	
		RST	PMU_GPIO_PMU2BBPMU_RST_R_L	57	
		RST	JTAG_AP_TRST_L		
		RST	GPIO_BB_RST_L		
		RST	RST_PMU_IN		
		RST	UD881_RST		DEV
		RST	UD882_RST		DEV

PMU SENSE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PMU_SENSE	*	*	3:1_SPACING
PMU_SENSE	GND	*	1.5:1_SPACING

NET_TYPE			PMU SENSE		
VOLTAGE	PHYSICAL	SPACING			
1.1V	PWR_SENSE	PMU_SENSE	PPVDD CPU SOC SENSE	11 57 61	
1.1V	PWR_SENSE	PMU_SENSE	PPVDD GPU SOC SENSE	11 57 61	
1.0V	PWR_SENSE	PMU_SENSE	PPVDD SOC SOC SENSE	10 57 61	
1.1V	PWR_SENSE	PMU_SENSE	PPVDD CPU RAIL SENSE	11 57	
1.1V	PWR_SENSE	PMU_SENSE	PPVDD GPU RAIL SENSE	11 57	
1.0V	PWR_SENSE	PMU_SENSE	PPVDD SOC RAIL SENSE	10 57	
1.05V	MIN_NECK_WIDTH=0.058 MM PWR_SENSE	PMU_SENSE	ADC_SMPS1_MSMC_1V05		
1.8V	MIN_NECK_WIDTH=0.058 MM PWR_SENSE	PMU_SENSE	ADC_SMPS3_MSME_1V8		



RF

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
WIFI_50S	*	50_OHM_RF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
WIFI	*	*	4:1_SPACING

	NET_TYPE		
	PHYSICAL	SPACING	
RF0	WIFI_50S	WIFI	RF G 0 MATCH MOD
RF0	WIFI_50S	WIFI	RF G 0 MATCH ANT
RF0	WIFI_50S	WIFI	RF G 0 BAW MOD
RF0	WIFI_50S	WIFI	RF G 0 BAW ANT
RF0	WIFI_50S	WIFI	RF G 0 DIPLEXER
RF1	WIFI_50S	WIFI	RF A 0 MATCH
RF1	WIFI_50S	WIFI	RF A 0 DIPLEXER
RF1	WIFI_50S	WIFI	RF G 1 MATCH MOD
RF1	WIFI_50S	WIFI	RF G 1 MATCH ANT
RF1	WIFI_50S	WIFI	RF G 1 BAW MOD
RF1	WIFI_50S	WIFI	RF G 1 BAW ANT
RF1	WIFI_50S	WIFI	RF G 1 DIPLEXER
RF1	WIFI_50S	WIFI	RF A 1 MATCH
RF1	WIFI_50S	WIFI	RF A 1 DIPLEXER
RF0	WIFI_50S	WIFI	RF 0 ANT MATCH T
RF0	WIFI_50S	WIFI	RF 0 ANT
RF1	WIFI_50S	WIFI	RF 1 ANT MATCH T
RF1	WIFI_50S	WIFI	RF 1 ANT