

Compal Confidential

Model Name : Ezel_CX
Board NO: LA-A001P

PCB
ZZZ

DA8000WC200 PCB 0YO LA-A001P REV0 M/B 5 S

• DA8000WC210 PCB 0YO LA-A001P REV1 M/B 5 S

LA-A001P REV0 M/B 5 S

DA8000WC210

updated for new panelization


Compal Confidential

V5MM1 M/B Schematics Document

Intel Chief River (Ivy Bridge 2C BGA+ Pather Point)
with On Board DRAM, 1Rx8, 8 pcs
Nvidia N14P-GT with GDDR5*8

2012-03-12
REV: 1 . 0

Panelization Information	
Main Board	LA-A001P
I/O Board	LS-A001P
Sensor Board	LS-A002P
Re-driver Board	LS-A003P
LAN Board	LS-A004P
LED Board	LS-A005P
PWR Board	LS-A006P
E-Compass Board	LS-A007P



System Power Rails

Power Plane	Description	S0	S3	S4	S5
+RTCVCC	RTC power	ON	ON	ON	ON
VIN	Adapter power supply (19V)	N/A	ON	ON	ON
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	ON	ON	ON	ON
+VSB	+VSB for power rails to control sequence	ON	ON	ON	ON
+CPU_CORE	Power Supply for CPU Core Power Well	ON	OFF	OFF	OFF
+VGFX_CORE	Power Supply for incorporated GPU	ON	OFF	OFF	OFF
+5VALW	5V Power Source from 3V/5V IC	ON	ON	ON	ON
+5VALW_PCH	5V Power Supply for PCH VccSus Power Well	ON	ON	ON*	ON*
+5VS	from 5VALW, power supply for 5V device	ON	OFF	OFF	OFF
+3VALW	3V Power Source from 3V/5V IC	ON	ON	ON	ON
+3VALW_PCH	3V Power Supply for PCH VccSus Powr Well	ON	ON	ON*	ON*
+3VS	from 3VALW, power supply for 3V device	ON	OFF	OFF	OFF
+VCCSA	power supply for CPU System Agent Voltage	ON	OFF	OFF	OFF
+1.8VS	use 3VALW source, for CPU VDDPLL and PCH LVDS power	ON	OFF	OFF	OFF
+1.5V	use 5VALW source, for DDR3 and for 1.5VS Gate	ON	ON	OFF	OFF
+1.5VS	from 1.5V, power supply for CPU memory controller and PCH	ON	OFF	OFF	OFF
+1.05VS_VTT	source from 5VALW, for CPU VCCIO and PCH Core Power Well	ON	OFF	OFF	OFF
+0.75VS	source from internal LDO of PU501, for DDR3 terminator	ON	OFF	OFF	OFF
+3V_LAN	3V power supply for RTL8111GS-CG LAN IC(on D/B)	ON	ON	OFF*	OFF*
+3VS_WLAN	3V power supply for WLAN	ON	OFF*	OFF*	OFF*
+3VS_DGPU	3V powr source for dGPU	ON	OFF	OFF	OFF
VGA_CORE	Core power for dGPU	ON	OFF	OFF	OFF
+1.5VSDGPU	1.5V for VRAM and memory controller of dGPU	ON*	OFF	OFF	OFF
+1.05VSDGPU	1.05V power source for dGPU	ON	OFF	OFF	OFF

ON*: if no need to disable for Erp Lot 6
OFF*: always connected is not supported by default
ON*: 1.5VSDGPU will be switched off by GC6 toggleed

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b
Charger IC	0001 0010 b

EC SM Bus2 address

Device	Address
On Board Thermal Sensor	1001_101xb

PCH SM Bus address

Device	Address
ChannelA DIMM0 A0	1010 000X JDIMM1(SPD)

USB Port Table

USB 2.0	USB 1.1	Port	3 External USB Port
EHCI1	UHCI0	0	USB3.0 port with charging (upper)
		1	USB3.0 port (lower)
	UHCI1	2	Lightning-Bolt with TI solution
		3	
	UHCI2	4	
		5	
	UHCI3	6	
EHCI2	UHCI4	7	
		8	Mini-Card for WiFi
	UHCI5	9	External port- USB 2.0 only
		10	CMOS Camera
	UHCI6	11	Touch Panel
		12	Sensor Hub
		13	

USB 3.0	Port	
XHCI	1	USB external port (upper)
	2	USB external port (lower)
	3	Lightning-Bolt with TI solution
	4	

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	0.4
4	
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure
with dGPU	dGPU@
UMA Only	UMAO@
with GC6	GC6@
w/o GC6	NGC6@
daul-mode supported	DM@
EMI solution	EMI@
ESD solution	ESD@
RF solution	RF@
reserved for EMC	XEMC@
daul-mode not supported	NDM@
IOAC supported	IOAC@
no stuff	@
Connector	CONN@
i3-3227U	3227@
i5-3337U	3337@
i7-3537U	3537@
PCH HM77	HM77@
ELPIDA DRAM Chip	ELPIDA@
VRAM Hynix-MFR	HYNMFR@
VRAM Hynix-AFR	HYNAFR@

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/12/13	Deciphered Date	Date of EOP	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Ezel CX MB LA-A001P	1.0
				Date: Wednesday, March 13, 2013	Sheet 3 of 64

1. PEG_RCOMPO and PEG_ICOMPI should be connected together with 4-mil width first. Then be connected to R1 from ball of PEG_ICOMPI.
2. PEG_ICOMPO should be connected to R1 with width 12-mil.
3. No longer than 500-mil to above two.

CPU

UCPU1
3227@
S IC AV8063801119500 SR0XF L1 1.9G ABO!
SA00006D990


AV8063801119500 SR0XF L1 1.9G

UCPU1
3337@
S IC AV8063801129900 SROXL L1 1.8G ABO!
SA00006D860


AV8063801129900 SROXL L1 1.8G

UCPU1
3537@
S IC AV8063801119700 SROXG L1 2G ABO!
SA00006DB90


AV8063801119700 SROXG L1 2G



PCI EXPRESS -- GRAPHICS



to improve thermal problem and base upon request from our end-customer, change PEG CFG to 8X on 2013/03/10



eDP_COMPIO and eDP_ICOMPO should be connected to R3 respectively.

eDP_COMPIO



Trace Width to R3= 4-mil
Trace Spacing to Other Signals= 15-mil
Max. Routing Length= 500-mil

eDP_ICOMPO

Trace Width to R3= 12-mil
Trace Spacing to Other Signals= 15-mil
Routing Length= 500-mil



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/07/29	Deciphered Date	Date of EOP	Title	PROCESSOR(I/7) DMI,FDI,PEG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Ezel_CX MB_LA-A001P	1.0
				Date:	Wednesday, March 13, 2013	Sheet 4 of 64

C572 should be as close as possible to CPU




C66 should be as close as possible to CPU


For 2nd Generation IntelR Core processor family mobile, the output will be high.
For Mobile 3rd Generation IntelR Core processor family, the output will be low.



SM_DRAMPWROK



Buffered Reset to CPU



Reference Clock for eDP Panel


AG3 DPLL_REF_CLK <14>
AG1 DPLL_REF_CLK# <14>

	Width	Spacing	Length
SM_RCOMP0	20-mil	20-mil	< 500-mil
SM_RCOMP1	20-mil	20-mil	< 500-mil
SM_RCOMP2	15-mil	20-mil	< 500-mil


Reserved by ESD

XEMC@ C573
0.1U_0402_16V7K

C573 should be as close as possible to CPU




for S3 Power Reduction




DRAMRST_CNTRL_PCH hghi ,MOS ON
SM_DRAMRST# HIGH,DDR3 DRAMRST# HIGH
DRAM not reset
S3
DRAMRST_CNTRL_PCH Low ,MOS OFF
SM_DRAMRST# Low,DDR3 DRAMRST# HIGH
DRAM not reset
S4,5
DRAMRST_CNTRL_PCH Low ,MOS OFF
SM_DRAMRST# low,DDR3 DRAMRST# low
DRAM reset

Security Classification		Compal Secret Data		Title	
Issued Date	2012/07/29	Deciphered Date	Date of EOP	PROCESSOR(3/7) DDRIII	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Ezel_CX MB LA-A001P	Rev 1.0
				Date: Wednesday, March 13, 2013	Sheet 6 of 64


PEG DEFER TRAINING	
CFG7	<p>* 1: (Default) PEG Trains immediately and follows xxRESETB de-assertion</p> <p>0: PEG Wait for BIOS for training</p>



CFG Straps for Processor




PCIe Static x16 Lane Numbering Reversal	
CFG2	<p>1: (Default) Normal Operation Lane # definition matches socket pin map definition</p> <p>* 0: Lane Reversed</p>



eDP Enable Strap	
CFG4	<p>1: (Default) Disable</p> <p>* 0: Enable</p>




PCIe Port Bifurcation Straps	
CFG[6:5]	<p>11: (Default) 1x16 PCI Express</p> <p>* 10: 2x8 PCI Express</p> <p>01: Reserved</p> <p>00: 1x8, 2x4 PCI Express</p>





CPU Power Rail Table			
Voltage Rail	Voltage	S0 Iccmax Current(A)	
VCC	0.65~1.2	33	Processor Core Voltage
VCCIO	1.05	8.5	Processor Uncore Voltage
VDDQ	1.5	5	Memory Controller Voltage
VCCSA	0.675~0.9	4	System Agent Voltage
VCCPLL	1.8	1.2	Processor PLL Voltage
VAXG	0.65~1.25	29	Processor Graphics Voltage


Refer to Mobile 3rd Generation Intel® Core Processor Family External Design Specification (EDS) Volume 1 of 2 Revision 2.2




Security Classification		Compal Secret Data		Compal Electronics, Inc. PROCESSOR(6/7) PWR	
Issued Date	2012/07/29	Deciphered Date	Date of EOP	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom Document Number Ezel_CX MB LA-A001P	Rev 1.0
				Date: Wednesday, March 13, 2013	Sheet 9 of 64












Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2012/07/29				PROCESSOR(7/7) VSS			
Deciphered Date				Date of EOP				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom				Document Number			
								Ezel_CX MB LA-A001P			
								Date: Wednesday, March 13, 2013			
								Sheet 10 of 64			
								Rev 1.0			



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/07/29	Deciphered Date	Date of EOP	Title	DDRIII DIMMB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Ezel CX MB LA-A001P	1.0
				Date:	Wednesday, March 13, 2013	Sheet 11 of 64







Swichable Graphic Supported	
YES	Low
NO	High



In accordance with design guide 2.0 page 274, if default boot destination is SPI, no external pull-up/-down resistors on the board are necessary.

Boot BIOS Destination Selection		
Routing	GTN1#/GPIO51 (BBS1)	SATA1GP/GPIO19 (BBS0)
Reserved	0	1
Reserved	1	0
LPC	0	0
* SPI	1	1

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/07/29	Deciphered Date	Date of EOP	Title	PCH (1/9) SATA,HDA,SPI, LPC, XDP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Ezel_CX_MB_LA-A001P	1.
Date	Wednesday, March 13, 2013	Sheet	13	of	64	














need to set GPIO50 and GPIO54 as GPO to reduce external PU resistors


Boot BIOS Destination Selection		
Routing	GTN1#/GPIO51 (BBS1)	SATA1GP/GPIO19 (BBS0)
Reserved	0	1
Reserved	1	0
LPC	0	0
* SPI	1	1





DMI,FDI Termination Voltage		
DF_TVS	PU, Set to 1	HR CPU NC
	PD, Set to 0	CR CPU PD



**ALL Unused GPIO will be set asto GPO,
and PU/PD resistors are only stuff for first version**




Security Classification		Compal Secret Data		Compal Electronics, Inc. PCH (5/9) PCI, USB, NVRAM	
Issued Date	2012/07/29	Deciphered Date	Date of EOP	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom Document Number Ezel_CX_MB_LA-A001P	Rev 1.0
				Date: Wednesday, March 13, 2013	Sheet 17 of 64




Check with SW if this selection is still required

DDR3/DDR3L	
DDR3	High
DDR3L	Low



Check with SW if this selection is still required

GDDR3/GDDR5	
GDDR3	Low
GDDR5	High




For common BIOS code need to define

Project Code	GPIO69	GPIO70
	0	0
w/TPM	0	1
	1	0
	1	1

Currently, to be the same configuration as Sage, use GPIO69 and GPIO70 to define SKUs has TPM solution or not. updated on 2013/01/15


ALL Unused GPIO will be set asto GPO, and PU/PD resistors are only reserved for first version




GPIO71 is for GDDR3/GDDR5 selection. PU for GDDR5 only.

ALL Unused GPIO will be set asto GPO, and PU/PD resistors are only stuff for first version

PU resisotr for GPIO8 will be disabled after RSMRST# de-assertion.



NV Optimus Enable	
W/Optimus	Low
W/O Optimus	High



GPIO

NCIF

CPU/MISC

NCIF


NCIF

NCIF

NCIF



NCIF



NCIF




Refer to Intel® 7 Series / C216 Chipset Family Platform Controller Hub (PCH) External Design Specification (EDS) Revision 2.1

PCH Power Rail Table			
Voltage Rail	Voltage	S0 Iccmax Current(A)	
V_PROC_IO	1.05	0.002	Processor I/O
V5REF	5	0.001	PCH Core Well Reference Voltage
V5REF_Sus	5	0.001	Suspend Well Reference Voltage
Vcc3_3	3.3	0.178	I/O Buffer Voltage
VccADAC	3.3	0.063	Display DAC Analog Power. This power is supplied by the core well.
VccADPLL	1.05	0.075	Display PLL A power
VccADPLL	1.05	0.075	Display PLL B power
VccCore	1.05	1.73	Internal Logic Voltage
VccDMI	1.05	0.047	DMI Voltage
VccIO	1.05	3.799	Core Well I/O buffers
VccASW	1.05	0.803	1.05 V Supply for Intel Management Engine and Integrated LAN
VccSPI	3.3	0.01	3.3 V Supply for SPI Controller Logic
VccDSW3_3	3.3	0.001	3.3v supply for Deep Sx well
VccDFTERN (VccPNAND)	1.8	0.002	1.8V power supply for DF_TV5
VccRTC	3.3	6 uA	RTC Battery Voltage
VccSus3_3	3.3	0.065	Suspend Well I/O Buffer Voltage
VccSusHDA	3.3	0.01	High Definition Audio Controller Suspend Voltage
VccVRM	1.5	0.147	1.5 V Internal PLL and VRMs
VccCLKDMI	1.05	0.075	DMI differential Clock Buffer Voltage
VccSSC	1.05	0.095	Spread Modulators Power Supply
VccDIFFCLKN	1.05	0.05	Differential Clock Buffers Power Supply
VccALVDS	3.3	0.001	Analog power supply for LVDS (Mobile Only)
VccTX_LVDS	1.8	0.04	I/O power supply for LVDS (Mobile Only)







VRAM Interface



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2011/06/24	Deciphered Date		Date of EOP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				N14P VRAM 2/9		
				Document Number		
				Ezel CX MB LA-A001P		
				Date:	Wednesday, March 13, 2013	Sheet 23 of 64
				Rev	1.0	



VRAM BOM Config

VRAM P/N

128Mx16x8 HYN 64*32 SA00004GD50(S IC D5 64M32/2.5G H5GQ2H24AFR-T2C ABOI)

GDDR5	Vendor	Strap	ROM_SI
128M x 16	Hynix	0x4	24.9K

Resistor Values	Pull-up	Pull-down
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111


For N14P-GT-A2(QS) strap table

Device ID : 0xFE4


GPU	WCK Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14P-GT	2.5GHZ	128M*16	Hynix	R PU 45K	R PD 5K	R PD 25K	R PD 5K	R PD 45K	R PD 25K	R PU 5K	R PD 15K

STRAP0	USER[3:0]
STRAP1	3GIO_PADCFG_LUT_ADR[3:0]
STRAP2	PCI_DEVID[3:0]
STRAP3	SOR[3:0]
STRAP4	PEG_SPEED_CHANGE_GEN3, PEX_MAX_SPEED, DP_PLLVDD33V
ROM_SCLK	PCI_DEV[4], SUB_VENDOR, PCI_DEV[5], PEX_PLL_EN_TERM
ROM_SI	RAM_CFG[3:0]
ROM_SO	FB_BAR_SIZE[1:0], SMB_ ALT_ADDR, VGA_DEVICE


NV 14x DG FBVDDQ(GDDR5) GB4-128
0.1Ux4,1Ux4 Under GPU
4.7Ux4,10Ux2,22Ux2 Near GPU



Security Classification		Compal Secret Data		Compal Electronics, Inc. N14P POWER & GND 4/9 Document Number Ezel CX MB LA-A001P	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	Rev 1.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	
				Date: Wednesday, March 13, 2013	Sheet 25 of 64



dGPU@ GPU P/N : SA00005W200 S IC N14P-GT-A2 FCBGA 908P GPU
Use N13P symbol.




dGPU@ GPU P/N : SA00005W200 S IC N14P-GT-A2 FCBGA 908P GPU
Use N13P symbol.


N14P-GT EDP 45A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 1.0
				Date: Wednesday, March 13, 2013	Sheet 26 of 64

Memory Partition A Lower 32 Bit




Memory Partition A Upper 32 bit



建議線路
0.1ux6,1ux4,10ux1 FBVDDQ
1ux4,10ux1 FBVDD
for 2pcs VRAM





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date		Deciphered Date	Date of EOP	Title	N14P GDDR5 7/9	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Customer	Erel CX MB LA-A001P	1.0
Date:				Wednesday, March 13 2013	Sheet	26 of 64

Memory Partition C Lower 32 bit



Memory Partition C Upper 32 bit

BOT / M503




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Date of EOP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Customer				Document Number	Rev
Ezel CX MB LA-A001P				N14P GDDR5 9/9	1.0
Date				Sheet	of
Wednesday, March 13, 2013				30	64

Cost Reduced Level Shifter Topology

<16>	PCH_DPB_N0	C397	2	1	0.1U	0402	16V7K	HDMI TX2-
<16>	PCH_DPB_P0	C398	2	1	0.1U	0402	16V7K	HDMI TX2+
<16>	PCH_DPB_N1	C399	2	1	0.1U	0402	16V7K	HDMI TX1-
<16>	PCH_DPB_P1	C400	2	1	0.1U	0402	16V7K	HDMI TX1+
<16>	PCH_DPB_N2	C401	2	1	0.1U	0402	16V7K	HDMI TX0-
<16>	PCH_DPB_P2	C402	2	1	0.1U	0402	16V7K	HDMI TX0+
<16>	PCH_DPB_N3	C403	2	1	0.1U	0402	16V7K	HDMI CLK-
<16>	PCH_DPB_P3	C404	2	1	0.1U	0402	16V7K	HDMI CLK+




Pin Mapping for HDMI by Port B

PCH Pin Name	HDMI O/P
DDPB_[0]P	TMDSB_DATA2
DDPB_[0]N	TMDSB_DATA2#
DDPB_[1]P	TMDSB_DATA1
DDPB_[1]N	TMDSB_DATA1#
DDPB_[2]P	TMDSB_DATA0
DDPB_[2]N	TMDSB_DATA0#
DDPB_[3]P	TMDSB_CLK
DDPB_[3]N	TMDSB_CLK#
DDPB_AUXP	NA
DDPB_AUXN	NA
DDPB_HPD	HDMIB_HPD
SDVO_CTRLCLK	HDMIB_CTRLCLK
SDVO_CTRLDATA	HDMIB_CTRLDATA






HDMI CLK-	R254	1	2	0	0402	5%	HDMI R CLK-
HDMI CLK+	R255	1	2	0	0402	5%	HDMI R CLK+
HDMI TX0-	R256	1	2	0	0402	5%	HDMI R D0-
HDMI TX0+	R257	1	2	0	0402	5%	HDMI R D0+
HDMI TX1-	R258	1	2	0	0402	5%	HDMI R D1-
HDMI TX1+	R259	1	2	0	0402	5%	HDMI R D1+
HDMI TX2-	R260	1	2	0	0402	5%	HDMI R D2-
HDMI TX2+	R262	1	2	0	0402	5%	HDMI R D2+

Change to short pad for experiment for the first PCB version , request by EMI









D9 should be as close as possible to JHDMI1


Security Classification				Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	Date of EOP	Title	Document Number	HDMI Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom	Ezel_CX MB_LA-A001P	
				Date:	Wednesday, March 13, 2013	Sheet	31 of 64




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/07/10	Deciphered Date	Date of EOP	Title	eDP Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Alt. Size	Document Number	Rev
				Custom	Ezel_CX_MB_LA-A001P	1.0
Date: Wednesday, March 13, 2013				Sheet	32	of 64




Preliminary Power Output for mDP		
DNGLE_PWR_EN#	LB_PWR_RTN	LB_PWR_CNN
1	GND	3.3V
0	5V	3.3V




Control Signals and Miscellaneous				
Docking Port Mode				
Pin Number	DP Mode	USB3.0 (2-Lane Mode)	Full DP Mode (4-Lane Mode)	Acer mDP DNGLE Mode
PIN1	GND	GND	GND	GND
PIN2	HPD	HPD	HPD	HPD
PIN3	DP_ML_0P	DP_ML_0P	DP_ML_0P	DP_ML_0P
PIN4	CONFIG1	USB20_P	CONFIG1	USB20_P
PIN5	DP_ML_0N	DP_ML_0N	DP_ML_0N	DP_ML_0N
PIN6	CONFIG2	USB20_N	CONFIG2	USB20_N
PIN7	GND	GND	GND	GND
PIN8	GND	GND	GND	GND
PIN9	DP_ML_1P	DP_ML_1P	DP_ML_1P	DP_ML_1P
PIN10	DP_ML_3P	USB30_TXP	DP_ML_3P	USB30_TXP
PIN11	DP_ML_1N	DP_ML_1N	DP_ML_1N	DP_ML_1N
PIN12	DP_ML_3N	USB30_TXN	DP_ML_3N	USB30_TXN
PIN13	GND	GND	GND	GND
PIN14	GND	GND	GND	GND
PIN15	DP_ML_2P	USB30_RXP	DP_ML_2P	USB30_RXP
PIN16	AUX_P	AUX_P	AUX_P	AUX_P
PIN17	DP_ML_2N	USB30_RXN	DP_ML_2N	USB30_RXN
PIN18	AUX_N	AUX_N	AUX_N	AUX_N
PIN19	DP_PWR_RTN	DP_PWR_RTN	DP_PWR_RTN	PWR 5V 1.5A
PIN20	PWR 3V 500mA			PWR 3V 500mA







Switch for BT on Combo Module		
	BT Enable	BT Disable
BT_ON#	L	H

Pin Definition			
PIN1	NC	PIN2	3.3V
PIN3	NC	PIN4	GND
PIN5	NC	PIN6	+1.5V(No Use)
PIN7	NC	PIN8	NC
PIN9	GND	PIN10	NC
PIN11	NC	PIN12	NC
PIN13	NC	PIN14	NC
PIN15	GND	PIN16	NC
PIN17	NC	PIN18	GND
PIN19	NC	PIN20	NC
PIN21	GND	PIN22	NC
PIN23	Host RX+	PIN24	3.3V
PIN25	Host RX-	PIN26	GND
PIN27	GND	PIN28	+1.5V(No Use)
PIN29	GND	PIN30	NC
PIN31	Host TX-	PIN32	NC
PIN33	Host TX+	PIN34	GND
PIN35	GND	PIN36	NC
PIN37	GND	PIN38	NC
PIN39	3.3V	PIN40	GND
PIN41	3.3V	PIN42	NC
PIN43	NC	PIN44	NC
PIN45	By Vendor	PIN46	NC
PIN47	By Vendor	PIN48	+1.5V(No Use)
PIN49	DA/DSS	PIN50	GND
PIN51	Detection	PIN52	3.3V



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2011/12/13	Deciphered Date		Date of EOP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPANY TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				Mini-Card for Wi-Fi/BT/SSD		
				Document Number		
				Customer		
				Ezel CX MB LA-A001P		
Date:				Wednesday, March 13, 2013		Sheet 34 of 64




Truth Table for Inserted Device


CB	SELCDP	
0	X	DCP autotetect with mouse/keyboard wakeup
1	0	S0 charging with SDP only
1	1	S0 charging with CDP or SDP only, to distinguish if Fast Charging should be supported or not

Extranl USB-IF Device Type	
DCP	Dedicated Charging Port
SDP	Standard Downstream Port
CDP	Charging Downstream Port


D19 should be put as close as possible to JUSB1



SM070000S80 WCM2012F2SF-670T04 67ohm




USB 3.0 External Connector
(Far away from end-user)





Part Number	Description	ESR
SF000002Y00	S_A-P_CAP 220U 6.3V M 6.3X4.2 R17M VLPs	17mΩ


add Frame for RF



D21 should be put as close as possible to JUSB1




USB 3.0 Extranl Connector
(close to end-user)




Part Number	Description	ESR
SF000002Y00	S_A-P_CAP 220U 6.3V M 6.3X4.2 R17M VLPs	17mΩ

Security Classification	Compal Secret Data			Title	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	USB3.0 External Ports	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Ezel CX MB LA-A001P	
				Date: Wednesday, March 13, 2013	Sheet 35 of 64

SATA HDD Connector (SMD Type)




SATA HDD Connector(DIP Type)




IO/B Connector

including Card Reader and USB 2.0 external port




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/12/13	Deciphered Date	Date of EOP	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SATA HDD & IO/B Connector		
Size	Custom	Document Number	Eze! CX MB LA-A001P		Rev	1.0
Date:	Wednesday, March 13, 2013	Sheet	36	of	64	

use +3VLP power for EC for DVT build



Board ID


See definition on notes page, need to check EVERY TIME before new gerber-out



Phase	Revision	BID0
EVT	0.1	0
DVT	0.2	1
PVT	0.3	2
*MP	1.0	3


Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2011/06/24		Deciphered Date		Date of EOP		Title		EC ENE-KB9012			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size		Document Number		Rev	
								Customer		Ezei CX MB LA-A001P		1.0	
								Date:		Wednesday, March 13, 2013		Sheet 37 of 64	

KB Connector




KSII[0..7] <37>
KSOI[0..17] <37>





KB Backlight Connector



Click Pad Connector




Lid Switch (Hall Effect Switch)





Embedded Battery Reset Button

Debug switch will be removed after MP.





Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2011/12/13		Deciphered Date		Date of EOP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				User Interface			
Size		Document Number		Rev		1.0	
Customer		Ezel CX MB LA-A001P					
Date:		Wednesday, March 13, 2013		Sheet		38 of 64	





HD Audio Codec- ALC3225 with Embedded Speaker Amplifier





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/02	Deciphered Date	Date of EOP	Title	HD Audio Codec ALC3225X + ALC1001	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Customer	Ezel CX MB LA-A001P	1.0
				Date:	Wednesday, March 13, 2013	Sheet 39 of 64



R1	R2	R3	R4	Gain (Differential)
NC	NC	0	0	11dB
0	NC	NC	0	14dB
NC	0	0	NC	19dB
0	0	NC	NC	25dB







Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/12/13	Deciphered Date	Date of EOP	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Ezel_CX MB_LA-A001P
				Date:	Wednesday, March 13, 2013
				Sheet	41 of 64
				Rev	1.0


TPM on board solution (INFINEON)

the same as Sage






Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/12/13	Deciphered Date	Date of EOP	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date:	Wednesday, March 13, 2013
				Sheet	42 of 64

Use Dual Load Switch for 3VS/5VS Power Supply




C615 and C616 are $\leq 4.7\mu\text{F}$ hence it is okay for APE8990GN3B


+1.5V to +1.5VS







+3VS to +3VSDGPU





+1.05VS_VTT TO +1.05VSDGPU



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/12/13	Deciphered Date	Date of EOP	Title	DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 1.0
Customer: Ezei CX MB LA-A001P					Date: Wednesday, March 13, 2013
Sheet 43 of 64					




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	DCIN/PRECHARGE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Ezel M/B Schematics_LAA001P	1.0
				Date:	Sheet	44 of 64




For KB9012 OTP	
92°C	1.2V, Active
56°C	2.255V, Recovery



For KB9012 sense 10mΩ	Active	Recovery
65W	70W, 0.61V	54W, 0.46V
90W	96W, 0.63V	75W, 0.46V

CPU thermal protection at 92 degree C (shutdown)
Recovery at 56 degree C



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	BATTERY CONN / OTP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Ezel M/B Schematics_LAA001P	1.0
				Date:	Sheet 45	of 64





VFB= 0.704V
 $V_o = VFB * (1 + PR116 + PR118 / PR119) = 1.05V$
 Freq= 266~314KHz , 290KHz(typ)





+1.05VS
 $I_{peak} = 15.37A$; $I_{ocp} = 18.44A$; $I_{max} = 10.76A$
 $1/2\Delta I = 1.71A$ (F=290K Hz)
 choose PR603=75Kohm
 $R_{ds(on)} = 5m\ ohm(max)$; $R_{ds(on)} = 4.2m\ ohm(typical)$
 $I_{ocp} = I_{limit} + 1/2\Delta I = 18.88 \sim 26.4A$

2012/12/02

UMA Ipeak value equal to discrete


Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2011/06/24		Deciphered Date		Date of EOP		Title			
								+1.05VS_VTTP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size		Document Number		Rev	
						Custom		Ezel M/B Schematics_LAA001P		1.0	
						Date:		Sheet		49 of 64	

PWR Rule 17W@ULV(CR BGA1023_GT2) CPU2.9m GFx3.9m
CPU 330uF/9m *3, 22uF(0805) *12, 2.2uF(0402)*16
GFx 330uF/9m*2, 22uF(0805)*6, 10uF(0603)*6, 1uF(0402)*11
1.05V 330uF*2,10uF(0603)*10,1uF(0402)*26




Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2011/06/24		Deciphered Date		Date of EOP		Title		CPU CORE CAP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size	Document Number			Rev	
								Custom	Ezel M/B Schematics_LAA001P			1.0	
								Date:	Sheet		52	of	64

2013/03/13




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/04/22	Deciphered Date	Date of EOP	Title	+1.5VSDGPUP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 1.0
				Date:	Wednesday, March 13, 2013	Sheet 53 of 64




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2011/12/05		Deciphered Date		Date of EOP		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						VGA COREP					
						Size		Document Number		Rev	
										1.0	
Date:						Wednesday, March 13, 2013		Sheet 54 of 64			

+VGA_CORE Under VGA Core




GB4-128
Under
4.7uF_0603_10pcs
0.1uF_0402_4pcs
Near
47uF_0805_1pcs
22uF_0805_1pcs
4.7uF_0805_5pcs

+VGA_CORE Near VGA Core



+VGA_CORE



Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2011/06/24		Deciphered Date		Date of EOP		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								VGA_CORE CAP					
								Size	Document Number			Rev	
								Custom				1.0	
Date: Wednesday, March 13, 2013				Sheet	55	of	64						

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Acoustic noise	3V 5V light load efficiency improvement		3V/5V	1.Add 2pcs 1K_0402_5% (PR412 PR413) 1pcs 4700P_0402_25V7K (PC425) 1pcs 0.047U_0402_25V7K (PC426) 2.Add 4.7u 0402 6.3V6M (PC401)	01/03	EVT
2	Silergy update revision	3V 5V enable control for Rev0.7. But un-pop.		3V/5V	Add un-pop 2pcs 0402 resistors (PR415 PR414)	01/03	EVT
3		UMA SKU VGA_CORE IC un-pop		VGA	PU1201 change to VGA@	01/03	EVT
4		Reduce part count		VGA	Change to R-short (PR1211 PR1204 PR1206 PR1215)	01/03	EVT
5		DFB: PC1305 PC1304 PC1303 PC1301 too close.		VGA	330U_2.5V_M_SF000002Z00 change to 330U_D2_2V_Y_SGA20331E10 (PC1305)	01/03	EVT
6		EMI risk fot CPU/GFX H-Side		CPU	Change 2pcs 0_0603_5% (PR809 PR827)	01/03	EVT
7		The modify values for CPU transition test		CPU	1. 422_0402_1% change to 604_0402_1% (PR807) 2. 0.22uH_SH000000200 change to 0.36uH_SH000000J00 (PL803)	01/03	EVT
8		modify charger current to meet battery charge time.		Charger	0.02_1206_1%_SD00000S110 charger to 0.01_1206_1%_SD00000K820	01/10	EVT
9		AC Mode no rest function		3V/5V	Del PQ401 2N7002KW_SOT323-3	02/18	DVT
10		VRAM efficiency improvement		1.5VDGPU	1.PQ1002 AON7702A_SB00000T600 change to MDU1512RH_POWERDFN56-8-5_SB00000SY00 2.PQ1001 AON7408L 1N DFN_SB00000H800 change to MDV1525URH 1N PDFN33-8_SB00000S600	02/18	DVT
11		When pwm IC shutdown on S0, EC could detect SLP_S5#, but cannot detect PCH was no power.		3V/5V	PR416 add 100K_0402_5%_SD028100380	02/18	DVT
12		The discharge time may cause GC6 entry/exit quickly fail, worry about the off time too long problem cause the GC6 fail.		VGA	PR1228 add un-pop 22_1206_5%_SD001220A80 PQ1207 add un-pop 2N7002KW_SOT323-3_SB000009Q80	02/18	DVT
13		The 5VALW will fast than 3VALW and the rising time will under 2mS.		3V/5V	PC426 4700P_0402_25V7K_SE075472K80 change to 0.01U_0402_25V7K_SE075103K80 PC425 0.047U_0402_25V7K_SE00000MJ00 change to 6800P_0402_25V7K_SE075682K80	02/18	DVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	
				PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Ezel M/B Schematics_LAA001P	1.0
Date:				Sheet	56 of 64

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
14		VCIN1_function		OTP	1.90W@ PR225 3.3K_0402_1%_SD00000GW80 change to 6.19K_0402_1%_SD034619180 2.65W@ PR225 1.02K_0402_1%_SD034102180 change to 1.91K_0402_1%_SD000009080 3.PR207 10K_0402_1%_SD034100280 change to 60.4K_0402_1%_SD034604280	02/18	DVT
15		VGA enable sequence for NV suggest.		VGA	PR1003 22K_0402_1%_SD034220280 change to 30K_0402_1%_SD034300280 PR1201 22K_0402_1%_SD034220280 change to 39K_0402_1%_SD034390280	02/18	DVT
16		VRAM voltage change to 1.35V.		1.5VDGPU	PR100911.5K_0402_1%_SD034115280 change to 9.31K_0402_1%_SD034931180 PR1004 137K_0402_1%_SD034137380 change to 63.4K_0402_1%_SD03463K280 PR318 499K_0402_0.1%_SD00000U380 change to 499K_0402_1%_SD034499380	03/13	PVT

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0	
Date:				Document Number	Ezel M/B Schematics_LAA001P	
Sheet				57	of	64

Item	Page#	Function	Date	Request Owner	Issue Description	Solution Description	Rev.																														
1	33	HW	12/27/2012	Customer	To reserve DP++ circuitry to support dual-mode	reserve placeholder of Q46, Q48, Q49, R499, R501	Rev02																														
2	33	HW	12/27/2012	Compal	output from mDP connector cannot be normally transition	change R389 from 100k to 10k	Rev02																														
3	33	HW	12/27/2012	Compal	for safety concern	a. change U29 from AP2330W-7 to RB491D-YS b. also reserve one jump, J11, then track DVT result	Rev02																														
4	39	HW	12/27/2012	Compal	change PU domain for LID_SW#	change PU domain of R361 from +3VALW to +3VALW_EC	Rev02																														
5	39	HW	12/27/2012	Customer	remove LAN board	remove JLAN1, add JPWR1(A020419-SAHR22, the same as JBL1)	Rev02																														
6	39	HW	12/27/2012	Compal	add NPI test on/off button on M/B	add SW6	Rev02																														
7	39	HW	12/27/2012	Compal	update driving circuit for buzzer	add R519 and Q6	Rev02																														
8	33	HW	12/28/2012	Compal	recommandation from vendor	follow AE's comment, put the back drive current protection FET, Q16, between IC and connector	Rev02																														
9	34	HW	12/28/2012	Compal	recommandation from vendor	follow AE's comment, change R338 from 100k to 0ohm, and base on DVT's test result to see if okay to remove it or not	Rev02																														
10	9	HW	12/28/2012	Compal	ME height limit, caused by click-pad structure	remove C82, then reserve placeholder for C689 and C690	Rev02																														
11	38	HW	12/28/2012	Compal	to prevent back drive from WLAN module, change the PU power domain from 3VALW to 3V_WLAN	connect 3V_WLAN to R379 then move this component to the page related WLAN	Rev02																														
12	38	HW	12/28/2012	Compal	to avoid 0.02V leakage voltage on 3VS	change the connection direction of Q24A	Rev02																														
13	38	HW	12/28/2012	Compal	update board ID for DVT build	stuff R384(100k) and change R388 to 8.2k	Rev02																														
14	14, 38	HW	12/28/2012	Customer	LAN/B request had been cancelled by customer	1. delete the connection of LAN_PWR_EN and EC_PME# 2. remove C628, C530, C682, C629 and JLAN1 3. remove C173 and C174	Rev02																														
15	38	HW	12/28/2012	Compal	no PU for Home-Key related signals	add RP45 for I2C and INT# signals to PU to 3VALW_EC	Rev02																														
16	38	HW	12/28/2012	Compal	wrong control signal for buzzer	swap pin connection for BT_ON# and BUZZ#	Rev02																														
<div><table><tr><td colspan="2">Security Classification</td><td colspan="2">Compal Secret Data</td><td colspan="2">Compal Electronics, Inc.</td></tr><tr><td>Issued Date</td><td>2011/06/24</td><td>Deciphered Date</td><td>Date of EOP</td><td>Title</td><td></td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>Document Number</td><td>Rev</td></tr><tr><td colspan="4"></td><td>Ezel M/B Schematics_LAA001P</td><td>1.0</td></tr><tr><td colspan="4">Date:</td><td>Sheet 58 of 64</td><td></td></tr></table></div>								Security Classification		Compal Secret Data		Compal Electronics, Inc.		Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title		THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev					Ezel M/B Schematics_LAA001P	1.0	Date:				Sheet 58 of 64	
Security Classification		Compal Secret Data		Compal Electronics, Inc.																																	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title																																	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev																																
				Ezel M/B Schematics_LAA001P	1.0																																
Date:				Sheet 58 of 64																																	

Item	Page#	Function	Date	Request Owner	Issue Description	Solution Description	Rev.																														
17	38	HW	12/28/2012	Compal	no PU for volume tuning button	PU VOL_UP# and VOL_DOWN# to 3VS by RP45 and RP44 respectively	Rev02																														
18	32	HW	12/28/2012	Compal	1. abnormal display via redriver board 2. to solve the probelm without any gauge increased	add R521 and C129, then connects PIN27 fo JEDP1 to 3VS, this solution is only for cable which need to pass via re-drvier board	Rev02																														
19	38	HW	12/28/2012	Compal	for keyboard back light auto-negotiation	swap the pin connected for EC_SPOK and KB_BKL	Rev02																														
20	17	HW	12/28/2012	Compal	to reduce 0-ohm usage	1. remove R488 and R485 becuase GC6 is ready 2. remove R489 and R490 because GC6 is ready	Rev02																														
21	13	HW	12/30/2012	Compal	for long-term solution, use 64Mb to replace 32Mb+16Mb	change U18 as 8MB ROM part, and only reserve placeholder for U19	Rev02																														
22	14	HW	12/30/2012	Compal	to pervent potential back drive from PCH	correct PU domain for OC6# from 3VS to 3VALW_PCH	Rev02																														
23	20	HW	12/30/2012	Compal	to reduce 0-ohm usage	change R480 to J16 and change R78 to J17	Rev02																														
24	39	HW	12/30/2012	Compal	to reserve power source from 3VLP for LID	add R522 and R523	Rev02																														
25	39	HW	12/30/2012	Compal	short-term solution for battery no output with PMOS	add R376 and R299	Rev02																														
26	13	HW	01/03/2013	Compal	to trial-run single 8MB SPI ROM	add R300, R301, R302 and R303 and only stuff R302 and R303	Rev02																														
27	35	HW	01/03/2013	Compal	add PU resistor for A4 EC's GPIO5B's pin type	Add R393 as PU resistor, PU to 3VS_WLAN	Rev02																														
28	42	HW	01/03/2013	Compal	hole with diameter 6mm do not need screw hole footprint	remove H5	Rev02																														
29	33	HW	01/07/2013	Compal	change the CFG pin of Lightning-Bolt from 2 PMOS to 1 2 in 1 NMOS and one single channel NMOS	delete Q17 and Q18, then add Q50 and Q47	Rev02																														
					<table><tr><td colspan="2">Security Classification</td><td colspan="2">Compal Secret Data</td><td colspan="2">Compal Electronics, Inc.</td></tr><tr><td>Issued Date</td><td>2011/06/24</td><td>Deciphered Date</td><td>Date of EOP</td><td colspan="2">Title</td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>Document Number</td><td>Rev</td></tr><tr><td colspan="4"></td><td>Ezel M/B Schematics_LAA001P</td><td>1.0</td></tr><tr><td colspan="4"></td><td>Date:</td><td>Sheet 59 of 64</td></tr></table>			Security Classification		Compal Secret Data		Compal Electronics, Inc.		Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title		THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev					Ezel M/B Schematics_LAA001P	1.0					Date:	Sheet 59 of 64
Security Classification		Compal Secret Data		Compal Electronics, Inc.																																	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title																																	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev																																
				Ezel M/B Schematics_LAA001P	1.0																																
				Date:	Sheet 59 of 64																																

Item	Page#	Function	Date	Request Owner	Issue Description	Solution Description	Rev.
30	33	HW	01/07/2013	Compal	to reduce the usage of 0-ohm	replace R309 and R310 by jumps (J11 and J12)	Rev02
31	38	HW	01/07/2013	Compal	change the power domain of EC	connects EC power from +3VALW to +3VLP, stuff R513 and also change the power domain of lid switch as EC--> stuff R522	Rev02
32	6	HW	01/07/2013	Compal	for known issue from DM meeting about RST_GATE#	change R520 from 0-ohm to 100k	Rev02
33	32	HW	01/07/2013	Compal	to reduce EDP cable's gauge	add R521 and C129 to replace HPD signal by +LCDVDD, but still reserve R298 and R391 as back-up	Rev02
34	20	HW	01/07/2013	Compal	default as no Erp Lot 6 concern for PCH power	remove R479	Rev02
35	13	HW	01/07/2013	Compal	SPI uses single device topology	remove R67 and RP12	Rev02
36	39	HW	01/07/2013	Compal	no need to PU twice for LID_SW#	remove R400	Rev02
37	33	HW	01/07/2013	Compal	PU LB_RST when not in debug mode	add R324 with 47k	Rev02
38	18	HW	01/15/2013	Compal	to identify SKUs have TPM solution or not	after aligning with SW team, add R116 and R118 for DVT	Rev02
39	39	HW	01/15/2013	Compal	let lid swich has the same power domain as EC	stuff R522, and de-pop R523	Rev02
40	33	HW	01/17/2013	Compal	update the config1 and config2 control circuit	remove Q50, Q47 and R390 and replaced by Q36 and Q38	Rev03
41	33	HW	01/29/2013	Compal	to reduce 0-ohm usage	remove R316 and R317	Rev03
42	33	HW	01/29/2013	Compal	to remove placeholder for depop. components	remove SW1	Rev03
42	33	HW	01/29/2013	Compal	to remove placeholder for depop. components	remove LED3 and R318	Rev03

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR-HW	
Customer				Document Number	Rev
				Ezel M/B Schematics_LAA001P	1.0
Date:				Sheet	60 of 64

Item	Page #	Function	Date	Request Owner	Issue Description	Solution Description	Rev.
43	33	HW	01/29/2013	Compal	to remove placeholder for depop. components	remove R375--> back-dirve just depends on the configuration of external device. for this unexpected situation, we need to keep protect FET present	Rev03
44	33	HW	01/29/2013	Compal	to reduce components which might interfered by RF frame	remove R400, R517 and change R522 and R523 to 0402 size	Rev03
45	32	HW	01/30/2013	Compal	ESD test fail	add C446 (22p capacitor) close to sensor connector for ESD	Rev03
46	13	HW	01/30/2013	Compal	8MB SPI ROM ready	change BOM structure of R75 and R76 to "@"	Rev03
47	38	HW	01/30/2013	Compal	normally update board ID for PVT PCB	change R338 from 8.2k to 18k	Rev03
48	40	HW	01/31/2013	Compal	no need to connect BEEP# from EC	depop R422 first then track PVT result	Rev03
49	41	HW	02/01/2013	Compal	no too many problems from EC, change EC power domain to +3VLP	change R513 to short pad	Rev03
50	44	HW	02/03/2013	Compal	for VGA sequence	R469 change from 47k to 270k	Rev03
51	18	HW	02/03/2013	Compal	ESD test fail	add C472, 0.1uF, on mSATA_DET# and close to PCH	Rev03
52	33.34	HW	02/05/2013	Compal	for cost saving and USB safety concern	add U38 (USB power switch) and C526 change R338 from 0-ohm to 100-ohm for discharge circuit replace C457 by C691 and C692 then stuff one of them remove Q19, Q20, R333, R447, Q45, U31, R337, R334, R476 change connection of LB_CHARGE_OFF to test point only	Rev03
53	42	HW	02/05/2013	Compal	request from ME	change H18 from 3P0 to 4P5	Rev03
54	32, 38	HW	02/05/2013	Compal	no need to support wake-up function by home-key	change power to home key from +3VALW to +3VS, change PU domain for home key related signals to +3VS	Rev03
55	39	HW	02/05/2013	Compal	to prevent worse contact for safety screw hole	change H9 footprint to CLIP_SHAPE8P5X7P0-S	Rev03

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	PIR-HW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Ezel M/B Schematics_LAA001P
				Rev	1.0
				Sheet	61 of 64

Item	Page #	Function	Date	Request Owner	Issue Description	Solution Description	Rev.
56	9	HW	02/05/2013	Compal	to reduce depop. components	remove C93, C689, C128, C109, C110, C123, C125, C407, C467, C470, C471, R92, C502, C500, R365, C524, C536, C592, C542, C560, C658, C659, C660, C661, C664, R70, R71, R111, R117 change to stuff C111, C112, C126	Rev03
57	34	HW	02/05/2013	Compal	for part count reduction, idea from EC	depop R393, R344 and Q23 first then track PVT result	Rev03
58	36	HW	02/06/2013	Compal	to avoid assembly interfere	remove C504	Rev03
59	36	HW	02/06/2013	Compal	to reduce 0-ohm usage	change R407, R408 and R409 from 0-ohm to R-Shotr	Rev03
60	35	HW	02/06/2013	Compal	add Frame for RF, for USB 3.0 signal noise	add CLIP1	Rev03
61	20	HW	02/18/2013	Compal	to reduce system power under S4/S5	stuff Q39 and U28 for 3V/5V PCH power	Rev03
62	38	HW	02/18/2013	Compal	reset battery is defined and toggled only by battery only & and change the design circuit to prevent battery no output caused by PMOS	del Q28, R403 and D29 add R390, 100k and PU to +RTCVCC remove C533	Rev03
63	43	HW	02/18/2013	Compal	after checking VGA sequence, discharge circuit is not needed for 3VSDGPU	no stuff R461 and Q34	Rev03
64	14	HW	02/18/2013	Compal	for part count reduction	remove R515 and let SMB_ALERT# connect to RP16	Rev03
65	36	HW	02/18/2013	Compal	to avoid components' interfere	no stuff C593, C581, C575, C578, C579, C580	Rev03
66	38	HW	02/18/2013	Compal	to correct switch button type	remove SW6	Rev03
67	40	HW	02/18/2013	Compal	to solve the not balance volume output from R/L speaker	change R434 from 1k to 1.2k	Rev03

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	PIR-HW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Ezel M/B Schematics_LAA001P	Rev 1.0
Date:				Sheet	62 of 64

Item	Page #	Function	Date	Request Owner	Issue Description	Solution Description	Rev.
68	38	HW	02/18/2013	Compal	not request from EMC and no reason to keep	no stuff C531	Rev03
69	32	HW	02/18/2013	Compal	to avoid unstable configuration for HPD cause anything wrong	stuff R298 and R391, then depop. R521 and C129	Rev03
70	40	HW	02/23/2013	Customer	to avoid too large deviation cause problems for speaker volume	keep resistance of R434,R437,R426,R429 as before but change the tolerance from 5% to 1%	Rev03
71	4, 6	HW	03/10/2013	Customer	to improve thermal problem and base upon request from our end-customer, change PEG CFG to 8X	depop C1,C2,C3,C4,C5,C6,C7,C8,C17,C18,C19,C20,C21,C22,C23,C24,C33,C34,C35,C36,C37,C38,C39,C40,C49,C50,C51,C52,C53,C54,C55,C56 add R27 and R28 for PEG CFG to strap to 8-Lane	Rev10
72	34	HW	03/10/2013	Customer	cancel the request to for IOAC supported	add J18 then depop. C468 and U33	Rev10
73	33	HW	03/10/2013	Comapl	to prevent HD3SS2521 only works on DP mode after system cold-boot	swap pin-3 and pin-4 of Q48A	Rev10
74	39	HW	03/11/2013	Comapl	to prevent pop noise	add U25, R294 and R87	Rev10
75	33	HW	03/12/2013	Comapl	follow TI AE's recommendation	chagne R320 to 100k and remove R319 then connected the signal directly	Rev10
75	32	EMI	03/12/2013	Comapl	to fix EMI solution and remove unnecessary items	del R293, R297 and L13 then pass the signal directly del R304, R305 and L14 then pass the signal directly del R410, R412, R413, R414 then pass the signals directly del R430, R431, R435, R436 then pass the signals directly del R440, R445, R447 then pass the signals directly	Rev10
76	32	ESD	03/12/2013	Comapl	request from ESD	change R446 from 22p to 100p	Rev10
77	32	ESD	03/12/2013	Comapl	to fix ESD solution and remove unnecessary items	remove D30, D31, D32, D33	Rev10

